IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Integrated Circuits and Devices (ICD)  (Searched in: 2006)

Search Results: Keywords 'from:2007-03-07 to:2007-03-07'

[Go to Official ICD Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 20 of 52  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICD, VLD 2007-03-07
13:00
Okinawa Mielparque Okinawa Multi-Port Filters Using On-Chip Transmission Lines for Millimeter-Wave CMOS
Naoki Kobayashi, Minoru Fujishima (The Univ. Tokyo)
 [more] VLD2006-106 ICD2006-197
pp.1-6
ICD, VLD 2007-03-07
13:20
Okinawa Mielparque Okinawa A Scalable Model of Shielded Capacitors using Mirror Image Effects
Koji Ishibashi, Minoru Fujishima (The Univ. Tokyo)
 [more] VLD2006-107 ICD2006-198
pp.7-12
ICD, VLD 2007-03-07
13:40
Okinawa Mielparque Okinawa Partially-parallel decoder based on high-efficiency message-passing schedule for irregular LDPC code
Xing Li, Kazunori Shimizu, Takeshi Ikenaga, Satoshi Goto (Waseda Univ.)
In this paper we propose an efficient Message-Passing schedule which is suitable for irregular LDPC decoder. For the dec... [more] VLD2006-108 ICD2006-199
pp.13-18
ICD, VLD 2007-03-07
14:00
Okinawa Mielparque Okinawa Fast Motion Estimation Algorithm Employing Adaptively Assigned Stopping Condition
Nobuaki Kobayashi, Tadayoshi Enomoto (Chuo Univ.)
 [more] VLD2006-109 ICD2006-200
pp.19-24
ICD, VLD 2007-03-07
14:20
Okinawa Mielparque Okinawa A 90-nm CMOS Motion Estimation Processor for MPEG4 implementing Dynamic Voltage and Frequency Scaling
Yuhgo Ishikawa, Tatsuya Kaneko, Takeshi Iwanari, Hiroaki Nakayama, Toshihiro Tsutusi, Yousuke Hagiwara, Nobuaki Kobayashi, Tadayoshi Enomoto (Chuo Univ.)
 [more] VLD2006-110 ICD2006-201
pp.25-30
ICD, VLD 2007-03-07
15:00
Okinawa Mielparque Okinawa Hardware/Software Automatic Partitioning using Behavioral Synthesis
Daisuke Iwama, Naoto Miyamoto, Shigetoshi Sugawa, Tadahiro Ohmi (Tohoku Univ.)
 [more] VLD2006-111 ICD2006-202
pp.31-36
ICD, VLD 2007-03-07
15:20
Okinawa Mielparque Okinawa Design Checker for System-Level Design using Extended System Dependence Graph
Daisuke Ando, Takeshi Matsumoto, Tasuku Nishihara, Masahiro Fujita (Univ. of Tokyo)
In designing system LSI or System-on-a-Chip (SoC), it is essential to find and correct design errors as early design sta... [more] VLD2006-112 ICD2006-203
pp.37-42
ICD, VLD 2007-03-07
15:40
Okinawa Mielparque Okinawa Specification description and verification methods for IPs of hardware design
Yuji Ishikawa (Univ. of Tokyo), SeongWoon Kang (Samsung), Yeonbok Lee (Univ. of Tokyo), GiLark Park (Samsung), Shota Watanabe, Kenshu Seto, Satoshi Komatsu (Univ. of Tokyo), Hirofumi Hamamura (Samsung), Masahiro Fujita (Univ. of Tokyo)
 [more] VLD2006-113 ICD2006-204
pp.43-48
ICD, VLD 2007-03-07
16:00
Okinawa Mielparque Okinawa IP library retrieval system for design reuse
Yeonbok Lee (University of Tokyo), GiLark Park (SAMSUNG), Yuji Ishikawa (University of Tokyo), SeongWoon Kang (SAMSUNG), Shota Watanabe, Kenshu Seto, Satoshi Komatsu (University of Tokyo), Hirofumi Hamamura (SAMSUNG), Masahiro Fujita (University of Tokyo)
 [more] VLD2006-114 ICD2006-205
pp.49-54
ICD, VLD 2007-03-07
16:40
Okinawa Mielparque Okinawa Equivalent Circuit Modeling of Guard Ring Structures for Evaluation of Substrate Crosstalk Isolation
Daisuke Kosaka, Makoto Nagata (Kobe Univ.), Yoshitaka Murasaka, Atsushi Iwata (A-R-Tec)
A substrate-coupling equivalent circuit can be derived for an arbitrary
guard ring test structure by way of F-matrix co... [more]
VLD2006-115 ICD2006-206
pp.55-60
ICD, VLD 2007-03-07
17:00
Okinawa Mielparque Okinawa On-chip monitoring for sub-100-nm digital signal integrity
Yoji Bando, Koichiro Noguchi, Makoto Nagata (Kobe Univ.)
A compact on-chip signal monitor circuit uses voltage mode sensing by a source follower circuit with small input device ... [more] VLD2006-116 ICD2006-207
pp.61-66
ICD, VLD 2007-03-07
17:20
Okinawa Mielparque Okinawa A Gate Sizing Technique for Maximizing Timing Yield of CMOS Circuits
Ryota Sakamoto, Masanori Muroyama, Tohru Ishihara, Hiroto Yasuura (Kyushu Univ.)
 [more] VLD2006-117 ICD2006-208
pp.67-72
ICD, VLD 2007-03-07
17:40
Okinawa Mielparque Okinawa A Study of Dependence on Gate Depth/Width for Analyzing Delay/Power Variations in 90nm CMOS Circuits
Masaki Yamaguchi (Kyushu Univ.), Yuan Yang (Xi’an Univ. of Technology), Ryota Sakamoto, Masanori Muroyama, Tohru Ishihara, Hiroto Yasuura (Kyushu Univ.)
As the transistor size shrinks, process variations increase. Under the existence of the variations, an existing design f... [more] VLD2006-118 ICD2006-209
pp.73-78
ICD, VLD 2007-03-08
08:30
Okinawa Mielparque Okinawa A Processing Unit Optimization Algorithm in SIMD Processor Cores Design
Hiroyuki Shigeta, Shunitsu Kohara, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki (Waseda Univ.)
 [more] VLD2006-119 ICD2006-210
pp.1-6
ICD, VLD 2007-03-08
08:50
Okinawa Mielparque Okinawa A Hardware/Software Partitioning Framework for SIMD Processor Cores
Masataka Ohigashi, Shunitsu Kohara, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki (Waseda Univ.)
 [more] VLD2006-120 ICD2006-211
pp.7-12
ICD, VLD 2007-03-08
09:10
Okinawa Mielparque Okinawa SIMD Instructions Generation Algorithm for Multiple Loop for SIMD Processor Cores Optimum Design
Hiroki Nakajima, Shunitsu Kohara, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki (Waseda Univ.)
The hardware/software cosynthesis system named SPADES which synthesize a processor with packed SIMD type instructions ne... [more] VLD2006-121 ICD2006-212
pp.13-18
ICD, VLD 2007-03-08
09:30
Okinawa Mielparque Okinawa An Application Specific Data Optimization System for Processor Cores and Its Experimental Evaluation
Kazuhisa Horiuchi, Shunitsu Kohara, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki (Waseda Univ.)
 [more] VLD2006-122 ICD2006-213
pp.19-24
ICD, VLD 2007-03-08
09:50
Okinawa Mielparque Okinawa An efficient design methodology for image processing digital system by using a high level hardware description language
Satoru Inoue, Taiki Hashizume, Tomonori Izumi, Masahiro Fukui (Ritsumeikan Univ.)
Higher abstraction design has been highly required so that a human can focus on intelligent part of design by making com... [more] VLD2006-123 ICD2006-214
pp.25-30
ICD, VLD 2007-03-08
10:30
Okinawa Mielparque Okinawa Mixed Analog-Digital Fully-Parallel Associative Memory with Search
Yuki Tanaka, Md. Anwarul Abedin, Tetsushi Koide, Mattausch. Hans Juergen (Hiroshima Univ.)
A mixed digital-analog fully parallel associative memory with differential amplifier for winner search is proposed.
The... [more]
VLD2006-124 ICD2006-215
pp.31-36
ICD, VLD 2007-03-08
10:50
Okinawa Mielparque Okinawa A 90-nm SRAM for Video Signal Processors implementing Dynamic Voltage and Frequency Scaling
Takeshi Iwanari, Nobuaki Kobayashi, Tadayoshi Enomoto (Chuo Univ.)
 [more] VLD2006-125 ICD2006-216
pp.37-42
 Results 1 - 20 of 52  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan