IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Reconfigurable Systems (RECONF)  (Searched in: 2019)

Search Results: Keywords 'from:2019-05-09 to:2019-05-09'

[Go to Official RECONF Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 19 of 19  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RECONF 2019-05-09
12:35
Tokyo Tokyo Tech Front Efficient Instruction Fetch Architectures for a RISC-V Soft Processor
Hiromu Miyazaki, Junya Miura, Kenji Kise (Tokyo Tech) RECONF2019-1
We aim to develop a cost-effective RISC-V scalar processor of pipelining for FPGAs. In this report, we try to implement ... [more] RECONF2019-1
pp.1-6
RECONF 2019-05-09
13:00
Tokyo Tokyo Tech Front RECONF2019-2 (To be available after the conference date) [more] RECONF2019-2
pp.7-10
RECONF 2019-05-09
13:25
Tokyo Tokyo Tech Front RECONF2019-3 (To be available after the conference date) [more] RECONF2019-3
pp.11-16
RECONF 2019-05-09
14:10
Tokyo Tokyo Tech Front Study of new stacked type logic circuit scheme with fabrication technology of 3D flash memory.
Fumiya Suzuki, Shigeyoshi Watanabe (Shonan Inst. of Tech.) RECONF2019-4
 [more] RECONF2019-4
pp.17-21
RECONF 2019-05-09
14:35
Tokyo Tokyo Tech Front RECONF2019-5 (To be available after the conference date) [more] RECONF2019-5
pp.23-27
RECONF 2019-05-09
15:20
Tokyo Tokyo Tech Front High Level Synthesis of Recursive Description in a CPU+FPGA Co-design framework based on Ruby
Ryota Yamashita, Daichi Teruya, Hironori Nakajo (TUAT) RECONF2019-6
(To be available after the conference date) [more] RECONF2019-6
pp.29-34
RECONF 2019-05-09
15:45
Tokyo Tokyo Tech Front
Hideki Takase (Kyoto Univ./JST), Kentaro Matsui (Kyoto Univ.), Yoshihiro Ueno (Delight Systems), Masakazu Mori (karabiner.inc), Susumu Yamazaki (Univ. of Kitakyushu) RECONF2019-7
(To be available after the conference date) [more] RECONF2019-7
pp.35-40
RECONF 2019-05-09
16:10
Tokyo Tokyo Tech Front A CNN-based Classifier for a Digital Spectrometer on a Radio Telescope
Hiroki Nakahara, Shimpei Sato (Titech) RECONF2019-19
 [more] RECONF2019-19
pp.103-108
RECONF 2019-05-09
16:35
Tokyo Tokyo Tech Front A case study of an FPGA implementation for streaming data filtering
Hiroki Nakagawa, Yasutaka TsuTsumi, Morihiro Kuga, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.) RECONF2019-8
With the spread of IoT (Internet of Things) equipment in recent years, collection of big data becomes easy, and the dema... [more] RECONF2019-8
pp.41-46
RECONF 2019-05-09
17:20
Tokyo Tokyo Tech Front [Invited Talk] Engineers' and Scientists' Way of Life
Kazuyuki Shudo (Tokyo Tech) RECONF2019-9
(To be available after the conference date) [more] RECONF2019-9
p.47
RECONF 2019-05-10
10:00
Tokyo Tokyo Tech Front An FPGA Implementation of the Semantic Segmentation Model with Multi-path Structure
Youki Sada, Masayuki Shimoda, Shimpei Sato, Hiroki Nakahara (titech) RECONF2019-10
Since the convolutional neural network has a high-performance recognition accuracy,
it is expected to implement variou... [more]
RECONF2019-10
pp.49-54
RECONF 2019-05-10
10:25
Tokyo Tokyo Tech Front RECONF2019-11  [more] RECONF2019-11
pp.55-60
RECONF 2019-05-10
10:50
Tokyo Tokyo Tech Front Tsunami Simulation on FPGA by Exploiting Temporal Parallelism using OpenCL
Fumiya Kono (Kobe Univ.), Naohito Nakasato (UoA) RECONF2019-12
 [more] RECONF2019-12
pp.61-66
RECONF 2019-05-10
11:15
Tokyo Tokyo Tech Front A case study of system development based on software hardware co-design using an FPGA/CPU mixed SoC -- Implementation of the Julia set explorer using Ultra96 --
Kenta Sato, Yukinori Sato (TUT) RECONF2019-13
(To be available after the conference date) [more] RECONF2019-13
pp.67-72
RECONF 2019-05-10
13:30
Tokyo Tokyo Tech Front RECONF2019-14 (To be available after the conference date) [more] RECONF2019-14
pp.73-78
RECONF 2019-05-10
13:55
Tokyo Tokyo Tech Front Deep Learning Framework with Numerical Precision
Masato Kiyama, Motoki Amagasaki, Masahiro Iida (Kumamoto Univ.) RECONF2019-15
 [more] RECONF2019-15
pp.79-84
RECONF 2019-05-10
14:20
Tokyo Tokyo Tech Front RECONF2019-18 (To be available after the conference date) [more] RECONF2019-18
pp.97-102
RECONF 2019-05-10
15:05
Tokyo Tokyo Tech Front RECONF2019-17 (To be available after the conference date) [more] RECONF2019-17
pp.91-96
RECONF 2019-05-10
15:30
Tokyo Tokyo Tech Front Spatial-Separable Convolution: Low memory CNN for FPGA
Akira Jinguji, Masayuki Shimoda, Hiroki Nakahara (titech) RECONF2019-16
Object detection and image recognition using a Convolutional Neural Network (CNN) are used in em- bedded systems, which ... [more] RECONF2019-16
pp.85-90
 Results 1 - 19 of 19  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan