IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Reconfigurable Systems (RECONF)  (Searched in: 2021)

Search Results: Keywords 'from:2021-06-08 to:2021-06-08'

[Go to Official RECONF Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 17 of 17  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RECONF 2021-06-08
13:00
Online Online [Invited Talk] Basics, Applications, and International Standardization of Physically Unclonable Functions (PUFs)
Yohei Hori (AIST) RECONF2021-1
A Physically Unclonable Function (PUF) is a security primitive that generates chip-specific values by exploiting device ... [more] RECONF2021-1
p.1
RECONF 2021-06-08
14:10
Online Online RECONF2021-2 (To be available after the conference date) [more] RECONF2021-2
pp.2-7
RECONF 2021-06-08
14:35
Online Online Development of a simulator to explore the accelerator architecture for breadth-first search.
Yushi Haraguchi, Kazuya Tanigawa (HCU), Takaaki Miyajima, Jens Huthmann, Kentarou Sano (RIKEN), Tetsuo Hironaka (HCU) RECONF2021-3
 [more] RECONF2021-3
pp.8-13
RECONF 2021-06-08
15:00
Online Online RECONF2021-4 (To be available after the conference date) [more] RECONF2021-4
pp.14-19
RECONF 2021-06-08
15:45
Online Online A Case for FPGA Implementation of Deep Neural Network Based 2D Point Cloud Registration
Keisuke Sugiura, Hiroki Matsutani (Keio Univ.) RECONF2021-5
(To be available after the conference date) [more] RECONF2021-5
pp.20-25
RECONF 2021-06-08
16:10
Online Online Automatic generation of executable code for ReNA
Yuta Masuda, Yasuhiro Nakahara, Motoki Amagasaki, Masahiro Iida (Kumamoto Univ.) RECONF2021-6
We have been developing ReNA as a CNN accelerator for the edge, which is controlled by directly specifying control signa... [more] RECONF2021-6
pp.26-31
RECONF 2021-06-08
16:35
Online Online RECONF2021-7 (To be available after the conference date) [more] RECONF2021-7
pp.32-37
RECONF 2021-06-09
09:30
Online Online RECONF2021-8 (To be available after the conference date) [more] RECONF2021-8
pp.38-43
RECONF 2021-06-09
09:55
Online Online RECONF2021-9 (To be available after the conference date) [more] RECONF2021-9
pp.44-49
RECONF 2021-06-09
10:20
Online Online RECONF2021-10  [more] RECONF2021-10
pp.50-55
RECONF 2021-06-09
13:00
Online Online [Invited Talk] Large-scale combinatorial optimization in real-time systems by FPGA-based accelerators for simulated bifurcation
Kosuke Tatsumura (TOSHIBA) RECONF2021-11
Combinatorial optimization problems are economically valuable but computationally hard to solve. Many practical combinat... [more] RECONF2021-11
pp.56-61
RECONF 2021-06-09
14:10
Online Online RECONF2021-12 (To be available after the conference date) [more] RECONF2021-12
pp.62-67
RECONF 2021-06-09
14:35
Online Online Size-independent high-speed FPGA implementation of Gaussian-Jordan method using recursive function calls with C++ templates
Yuuki Katsusaka, Atsushi Kubota, Tetsuo Hironaka (Hiroshima City Univ.)
 [more]
RECONF 2021-06-09
15:00
Online Online An implementation of a satisfiability problem solver : Amoeba SAT on M-KUBOS board
Yan Ying Jie, Masashi Aono, Hideharu Amano (Keio Univ.), Kaori Ohkoda, Shingo Fukuda, Saito Kenta (Amoeba Energy), Seiya Kasai (Hokkaido Univ.) RECONF2021-13
(To be available after the conference date) [more] RECONF2021-13
pp.68-73
RECONF 2021-06-09
15:45
Online Online RECONF2021-14 (To be available after the conference date) [more] RECONF2021-14
pp.74-79
RECONF 2021-06-09
16:10
Online Online Development of the SYCL interface for FPGA clusters and evaluation of CPU-FPGA collaboration
Satoshi Kaneko, Hiroyuki Takizawa (Tohoku Univ.), Kentaro Sano (RIKEN) RECONF2021-15
In this work, we develop a SYCL implementation as an abstraction layer for AFU Shell developed at RIKEN Center for Compu... [more] RECONF2021-15
pp.80-86
RECONF 2021-06-09
16:35
Online Online A 64-bit RISC-V many-core architecture on FPGAs
Qixiang Gao, Yoshiki Yamaguchi (Univ. of Tsukuba) RECONF2021-16
A highly informationized style is constantly evolving due to the semiconductor manufacturing technology development, whi... [more] RECONF2021-16
pp.87-92
 Results 1 - 17 of 17  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan