IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on VLSI Design Technologies (VLD)  (2023 - )

Chair: Shigetoshi Nakatake (Univ. of Kitakyushu) Vice Chair: Yuichi Sakurai (Hitachi)
Secretary: Yukihiro Sasagawa (Socionext), Masashi Imai (Hirosaki Univ.)
Assistant: Takuma Nishimoto (Hitachi)

[Go to Official VLD Homepage (Japanese)] 
 Schedule  (Sort by: Date Ascending)
 Results 1 - 3 of 3  /   
Date Place Topics Joint Deadline Select Menu
Wed, Nov 15, 2023
- Fri, Nov 17
Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
Design Gaia 2023 -New Field of VLSI Design- VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] [Fri, Sep 8]
  • Detailed Info.
       (Japanese)
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  • Mon, Jan 29, 2024
    - Tue, Jan 30
    AIRBIC Meeting Room 1-4
    (Primary: On-site, Secondary: Online)
    FPGA Applications, etc. RECONF [Wed, Nov 22]
  • Detailed Info.
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  • Wed, Feb 28, 2024
    - Sat, Mar 2 (tentative)

    (Primary: On-site, Secondary: Online)
      HWS, ICD [Tue, Dec 26]
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  •  Results 1 - 3 of 3  /   


    [Return to Top Page]

    [Return to IEICE Web Page]


    The Institute of Electronics, Information and Communication Engineers (IEICE), Japan