|
|
| Chair |
|
Masao Nakaya |
| Vice Chair |
|
Akira Matsuzawa |
| Secretary |
|
Shinji Miyano, Koji Kai |
| Assistant |
|
Yoshiharu Aimoto, Makoto Nagata |
|
|
|
| Secretary |
|
Tkayoshi Yamaguchi |
|
| Conference Date |
Thu, Jan 26, 2006 10:00 - 17:10
Fri, Jan 27, 2006 10:00 - 17:10 |
| Topics |
|
| Conference Place |
|
Thu, Jan 26 AM
10:00 - 17:10 |
| (1) |
10:00-10:30 |
High-Voltage Torelant Opamp Design Targeting for Future Scaled Transistors |
Koichi Ishida, Atit Tamtrakarn (Univ. of Tokyo), Hiroki Ishikuro (Toshiba Corp.), Takayasu Sakurai (Univ. of Tokyo) |
| (2) |
10:30-11:00 |
Phase Change RAM Operated with 1.5-V CMOS as Low Cost Embedded Memory |
Satoru Hanzawa, Kenichi Osada, Takayuki Kawahara, Riichiro Takemura (Hitachi CRL), Naoki Kitai (Hitachi ULSI), Norikatsu Takaura, Nozomu Matsuzaki, Kenzo Kurotsuchi (Hitachi CRL), Hiroshi Moriya (Hitachi MERL), Masahiro Moniwa (Renesas) |
| |
11:00-11:15 |
Break ( 15 min. ) |
| (3) |
11:15-11:45 |
VDD-Hopping Accelerator for On-Chip Power Supplies Achieving Nano-Second Order Transient Time |
Kohei Onizuka, Takayasu Sakurai (Tokyo Univ.) |
| (4) |
11:45-12:15 |
Low Leakage-power FPGA Design using Zigzag Power-gating, Dual-VTH/VDD and Micro-VDD-hopping |
Canh Q. Tran (Tokyo University), Hiroshi Kawaguchi (Kobe University), Takayasu Sakurai (Tokyo University) |
| |
12:15-13:15 |
Lunch Break ( 60 min. ) |
| (5) |
13:15-14:15 |
[Invited Talk]
Overview of Cell Broadband Engine Processor
-- The Background of the Design and Examples of its Application -- |
Hiroo Hayashi (Toshiba Corp.) |
| (6) |
14:15-14:45 |
A Design of Rough Set Processor for Data Mining |
Mitsuhiro Matsumoto, Masao Ohkura, Akihiko Tsukahara, Akinori Kanasugi (Tokyo Denki Univ.) |
| |
14:45-15:00 |
Break ( 15 min. ) |
| (7) |
15:00-15:30 |
Architecture of Multi-Context FPGA Using a Hybrid Multiple-Valued/Binary Context Swtching Signal |
Yoshihiro Nakatani, Masanori Hariyama, Michitaka Kameyama (Tohoku Univ.) |
| (8) |
15:30-16:00 |
Stereo Vision Processor Based on Window-Parallel-and-Pixel-Parallel Architecture |
Naoto Yokoyama, Masanori Hariyama (Tohoku Univ.), Yasuhiro Kobayashi (Oyama College), Michitaka Kameyama (Tohoku Univ.) |
| |
16:00-16:10 |
Break ( 10 min. ) |
| (9) |
16:10-16:40 |
Footless Dual-Rail Domino Circuit with Self-Timed Preharge Scheme in SOI Technology |
KinHooi Dia, Ruotong Zheng, Makoto Ikeda, Kunihiro Asada (Univ. of Tokyo) |
| (10) |
16:40-17:10 |
Measurements of Digital Signal Delay Variation Due to Dynamic Power Supply Noise |
Mitsuya Fukazawa, Makoto Nagata (Kobe Univ.) |
Fri, Jan 27 AM
10:00 - 17:10 |
| (11) |
10:00-10:30 |
Information-Accessing Furniture to Make Our Everyday Lives More Confortable |
Hiroko Sukeda, Youichi Horry, Yukinobu Maruyama, Takeshi Hoshino (Hitachi) |
| (12) |
10:30-11:00 |
Two TV Interfaces for Accessing Contents at Ease in an “Always-Recording” Multi-Channel Situation |
Jun-ichiro Watanabe, Yujin Tsukada, Takaaki Ishii, Sergio Paolantonio (Hitachi, Ltd.) |
| |
11:00-11:15 |
Break ( 15 min. ) |
| (13) |
11:15-11:45 |
Wide Band 3D Y/C Separation Circuit for PAL System with Reduced Memory Size |
Toshihiro Gai, Masaki Yamakawa (Mitsubishi Electric), Sohichiroh Higashi (Mitsubishi Electric Micro-computer Application Software), Tsuyoshi Inoue (Renesas Technology) |
| (14) |
11:45-12:15 |
261MHz Parallel Tree Architecture for Full Search Variable Block Size Motion Estimation in H.264/AVC |
Zhenyu Liu (FAIS), Yang Song, Takeshi Ikenaga, Satoshi Goto (Waseda Univ.) |
| |
12:15-13:15 |
Lunch Break ( 60 min. ) |
| (15) |
13:15-14:15 |
[Special Invited Talk]
Parallel Processing Using Multicore Processors for Embedded Systems |
Junji Sakai (NEC) |
| (16) |
14:15-14:45 |
High-Throughput LDPC Decoder Based on Memory-Reduction Method |
Tatsuyuki Ishikawa, Kazunori Shimizu, Takeshi Ikenaga, Satoshi Goto (Waseda Univ.) |
| |
14:45-15:00 |
Break ( 15 min. ) |
| (17) |
15:00-15:30 |
A new video indexing technique based on perceptual clustering using extraction of ROI |
Masaki Yamauchi, Masayuki Kimura, Jun Omiya, Junji Nishikawa, Ichiro Okabayashi (Matsushita Elec.) |
| (18) |
15:30-16:00 |
A Method of Extracting Region of Interect Based on Attractiveness |
Masayuki Kimura, Masaki Yamauchi, Ichiro Okabayashi (Matsushita Elec.) |
| |
16:00-16:10 |
Break ( 10 min. ) |
| (19) |
16:10-16:40 |
A Wireless LAN Baseband LSI for High-Definition A/V Content Transmission |
Masahiro Sekiya, Hideaki Nakakita, Noriyasu Kato, Takashi Wakutsu, Yukimasa Miyamoto, Akira Yamaga, , , , , , , , , (TOSHIBA Corp.) |
| (20) |
16:40-17:10 |
A Newly Developed Single-chip LSI for HD DVD/DVD/CD |
Naofumi Ikuta, Shogo Suzuki, Takanori Kishida, Toshitaka Kuma, Miyuki Okamoto, Seiya Ota, Masato Fuma, Satoshi Noro (SANYO Electric Co. Ltd.) |
| Contact Address and Latest Schedule Information |
| ICD |
Technical Committee on Integrated Circuits and Devices (ICD) [Latest Schedule]
|
| Contact Address |
Yoshiharu Aimoto (NEC Electronics)
TEL +81-44-435-1258 Fax：+81-44-435-1878
E- :      ai    cel |
| ITE-CE |
Technical Group on Consumer Electronics (ITE-CE) [Latest Schedule]
|
| Contact Address |
takayoshi yamaguchi
sharp corp.
  gu - srp |
Last modified: 2005-11-22 12:58:08
|
Notification: Mail addresses are partially hidden against SPAM.
|