IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

Technical Committee on VLSI Design Technologies (VLD) [schedule] [select]
Chair Nagisa Ishiura (Kwansei Gakuin Univ.)
Vice Chair Kazutoshi Wakabayashi (NEC)
Secretary Hiroyuki Ochi (Kyoto Univ.), Ichiro Kohno (Renesas)

Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) [schedule] [select]
Chair Hidetoshi Onodera (Kyoto Univ.)
Secretary Isaro Utsumi (OKI Network LSI), Tohru Ishihara (Kyushu Univ.), Yutaka Tamiya (Fujitsu Lab.)

Conference Date Thu, May 8, 2008 13:30 - 17:05
Fri, May 9, 2008 10:00 - 15:25
Topics System Design, etc. 
Conference Place Kobe University Centennial Hall Room A 
Address Rokkoudai-cho, 1-1, Nada-ku, Kobe, 657-8501
Transportation Guide
Kobe Univ. Innovative Software and Silicon Architecture Lab. Prof. Hiroshi Kawaguchi
Announcement Please join us for a banquet on May 8th after the conference.
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Thu, May 8 PM 
13:30 - 14:30
(1) 13:30-14:30 [Invited Talk]
HW/SW Co-verification Method Using FPGAs VLD2008-1
Yuichi Nakamura, Kouhei Hosokawa (NEC)
  14:30-14:45 Break ( 15 min. )
Thu, May 8 PM 
14:45 - 15:35
(2) 14:45-15:10 Checker Circuit Generation for System Verilog Assertions in Prototyping Verification VLD2008-2 Mengru Wang, Shinji Kimura (Waseda Univ.)
(3) 15:10-15:35 Checker Generation of Assertions with Local Variables for Model Checking Sho Takeuchi, Kiyoharu Hamaguchi, Yosuke Kakiuchi, Toshinobu Kashiwabara (Osaka Univ.)
  15:35-15:50 Break ( 15 min. )
Thu, May 8 PM 
15:50 - 17:05
(4) 15:50-16:15 Improvement Technique of Binding for Multiplexer Reduction Sho Kodama, Yusuke Matsunaga (Kyushu Univ.)
(5) 16:15-16:40 Radix-2 Butterfly Circuit Architecture Using Selector Logic VLD2008-5 Takeshi Namura, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki (Waseda Univ.), Motonobu Tonomura (Dai Nippon Print)
(6) 16:40-17:05 Improvement of swtching activity aware algorithm for prefix graph synthesis Taeko Matsunaga, Shinji Kimura (Waseda Univ), Yusuke Matsunaga (Kyushu Univ)
Fri, May 9 AM 
10:00 - 11:00
(7) 10:00-11:00 [Invited Talk]
NoizeProblems in LSI Design:Challenges and Approaches
Makoto Nagata (Kobe Univ.)
  11:00-11:15 Break ( 15 min. )
Fri, May 9 AM 
11:15 - 12:05
(8) 11:15-11:40 Fast Wire Length Estimation in Obstructive Block Placement VLD2008-8 Shuting Li (Univ. of Kitakyushu), Tan Yan (Univ. of Illinois at Urbana-Champaign), Yasuhiro Takashima, Hiroshi Murata (Univ. of Kitakyushu)
(9) 11:40-12:05 Analysis of Effects of Input Arrival Time Variations on On-Chip Bus Power Consumption VLD2008-9 Masanori Muroyama, Tohru Ishihara, Hiroto Yasuura (Kyushu Univ.)
  12:05-13:30 Break ( 85 min. )
Fri, May 9 PM 
13:30 - 14:20
(10) 13:30-13:55 Fine-Grained Power Gating Based on the Controlling Value of Logic Gates VLD2008-10 Lei Chen (Waseda Univ.), Takashi Horiyama (Saitama Univ.), Yuichi Nakamura (NEC), Shinji Kimura (Waseda Univ.)
(11) 13:55-14:20 A Sub 100 mW H.264/AVC MP@L4.1 Integer-Pel Motion Estimation Processor VLSI for MBAFF Encoding Kosuke Mizuno, Junichi Miyakoshi, Yuichiro Murachi, Masaki Hamamoto, Takahiro Iinuma, Tomokazu Ishihara, Fang Yin, Jangchung Lee, Tetsuya Kamino, Hiroshi Kawaguchi, Masahiko Yoshimoto (Kobe Univ.)
  14:20-14:35 Break ( 15 min. )
Fri, May 9 PM 
14:35 - 15:25
(12) 14:35-15:00 A Dependable SRAM with high-reliability mode and high-speed mode. Shunsuke Okumura, Hidehiro Fujiwara, Yusuke Iguchi, Hiroki Noguchi, Yasuhiro Morita, Hiroshi Kawaguchi, Masahiko Yoshimoto (Kobe Univ.)
(13) 15:00-15:25 On Synthesizing a Heterogeneous Multiprocessor System under Real-Time and SEU Vulnerability Constraints VLD2008-13 Makoto Sugihara (Toyohashi Univ. of Tech./JST-CREST)

Contact Address and Latest Schedule Information
VLD Technical Committee on VLSI Design Technologies (VLD)   [Latest Schedule]
Contact Address Hiroyuki OCHI (Kyoto Univ.)
Announcement See also VLD's homepage:
IPSJ-SLDM Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM)   [Latest Schedule]
Contact Address Tohru ISHIHARA
System LSI Research Center, Kyushu Univ.
3-8-33, Momochihama, Sawara-ku, Fukuoka, 814-0001
TEL: 092-847-5188 FAX: 092-847-5190
E: islrckshu-u 
Announcement Please visit us at

Last modified: 2008-05-07 18:33:36

Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.

[Presentation and Participation FAQ] (in Japanese)
[Cover and Index of IEICE Technical Report by Issue]

[Return to VLD Schedule Page]   /   [Return to IPSJ-SLDM Schedule Page]   /  
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan