IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Hardware Security (HWS) [schedule] [select]
Chair Makoto Ikeda (Univ. of Tokyo)
Vice Chair Yasuhisa Shimazaki (Renesas Electronics), Makoto Nagata (Kobe Univ.)
Secretary Takatsugu Ono (Kyushu Univ.), Junko Takahashi (NTT)

Technical Committee on Integrated Circuits and Devices (ICD) [schedule] [select]
Chair Makoto Nagata (Kobe Univ.)
Vice Chair Masafumi Takahashi (masafumi2.takahashi@kioxia.com)
Secretary Masatoshi Tsuge (Socionext), Tetsuya Hirose (Osaka Univ.)
Assistant Koji Nii (TSMC), Kosuke Miyaji (Shinshu Univ.), Takeshi Kuboki (Kyushu Univ.)

Conference Date Mon, Oct 26, 2020 09:00 - 18:05
Topics Hardware Security, etc. 
Conference Place Online 
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Registration Fee This workshop will be held as the IEICE workshop in fully electronic publishing. Registration fee will be necessary except the speakers and participants other than the participants to workshop(s) in non-electronic publishing. See the registration fee page. We request the registration fee or presentation fee to participants who will attend the workshop(s) on ICD, HWS.

Mon, Oct 26 AM 
09:00 - 10:15
(1) 09:00-09:25 Examination of requirements for power side-channel attack resistance evaluation boards of cryptographic integrated circuits
-- PDN transfer impedance contributing to leakage strength --
HWS2020-25 ICD2020-14
Tomonobu Kan, Kengo Iokibe, Yoshitaka Toyota (Okayama Univ.)
(2) 09:25-09:50 Power Analysis Attack Using Pipeline Scheduling on Pairing Hardware HWS2020-26 ICD2020-15 Mitsufumi Yamazaki, Junichi Sakamoto, Tsutomu Matsumoto (YNU)
(3) 09:50-10:15 Fundamental Evaluation Method of EM Information Leakage Caused by Intentional Electromagnetic Interference
-- Impact of Impedance Change in Digital Output Circuits --
HWS2020-27 ICD2020-16
Shugo Kaji, Daisuke Fujimoto (NAIST), Masahiro Kinugawa (Univ. of Fukuchiyama), Yuichi Hayashi (NAIST)
  10:15-10:30 Break ( 15 min. )
Mon, Oct 26 AM 
10:30 - 11:45
(4) 10:30-10:55 Laser-based Attacks on Ultrasonic Sensors HWS2020-28 ICD2020-17 Tatsuya Suehiro, Taku Toyama, Junichi Sakamoto, Tsutomu Matsumoto (Yokohama National Univ.)
(5) 10:55-11:20 Probing Attack on Share-Serial Threshold Implementation of AES HWS2020-29 ICD2020-18 Takeshi Sugawara, Yang Li, Kazuo Sakiyama (UEC)
(6) 11:20-11:45 Feasibility of lattice attacks on ECDSA HWS2020-30 ICD2020-19 Kotaro Abe, Makoto Ikeda (Tokyo Univ.)
  11:45-13:00 Lunch Break [ ( 75 min. )
Mon, Oct 26 PM 
13:00 - 14:15
(7) 13:00-13:25 Design of Efficient AES Hardware with Immediately Fault Detection Capability HWS2020-31 ICD2020-20 Yusuke Yagyu, Rei Ueno, Naofumi Homma (Tohoku Univ.)
(8) 13:25-13:50 N/A HWS2020-32 ICD2020-21 Kazunari Takasaki (Waseda Univ.), Ryoichi Kida (LAC), Nozomu Togawa (Waseda Univ.)
(9) 13:50-14:15 Security Threats and Preventions for Photonics Computing Model HWS2020-33 ICD2020-22 Junko Takahashi, Koji Chida, Takeshi Sakamoto (NTT)
  14:15-14:30 Break ( 15 min. )
Mon, Oct 26 PM 
14:30 - 16:10
(10) 14:30-14:55 Domestic Hardware Trojan Research Trends HWS2020-34 ICD2020-23 Shinichi Kawamura, Yu-ich Hayashi (AIST)
(11) 14:55-15:20 Physical-Level Detection Approach against Hardware Trojans inside Semiconductor Chips (II) HWS2020-35 ICD2020-24 Hirofumi Sakane, Shinichi Kawamura, Kentaro Imafuku, Yohei Hori, Makoto Nagata, Yuichi Hayashi, Tsutomu Matsumoto (AIST)
(12) 15:20-15:45 Hardware Trojan using LUT Structure of AI Inference Devices HWS2020-36 ICD2020-25 Yusuke Nozaki, Shu Takemoto, Yoshiya Ikezaki, Masaya Yoshikawa (Meijo Univ.)
(13) 15:45-16:10 Low-Latency Countermeasure Circuit Oriented Hardware Trojan and its Evaluation HWS2020-37 ICD2020-26 Shu Takemoto, Yoshiya Ikezaki, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.)
  16:10-16:25 Break ( 15 min. )
Mon, Oct 26 PM 
16:25 - 18:05
(14) 16:25-16:50 A Detection Method for Hardware Trojans Inserted into Cryptographic Hardware Netlists HWS2020-38 ICD2020-27 Akira Ito, Rei Ueno, Naofumi Homma (Tohoku Univ.)
(15) 16:50-17:15 N/A HWS2020-39 ICD2020-28 Tatsuki Kurihara, Nozomu Togawa (Waseda Univ.)
(16) 17:15-17:40 N/A HWS2020-40 ICD2020-29 Kohei Nozawa (Waseda Univ.), Kento Hasegawa, Seira Hidano, Shinsaku Kiyomoto (KDDI Research, Inc.), Nozomu Togawa (Waseda Univ.)
(17) 17:40-18:05 Investigation of High-Efficiency Simulation Method for Detection of Physical Design Falsification in Secure IC Chip HWS2020-41 ICD2020-30 Kazuki Yasuda, Kazuki Monta, Daichi Nakagawa, Makoto Nagata (Kobe Univ.)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
HWS Technical Committee on Hardware Security (HWS)   [Latest Schedule]
Contact Address Takatsugu Ono(Kyushu University), Junko Takahashi(NTT)
E-:hws-c 
ICD Technical Committee on Integrated Circuits and Devices (ICD)   [Latest Schedule]
Contact Address Tsuge Masatoshi (Socionext)
E-: icd-conct 


Last modified: 2020-10-16 11:41:28


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 

[Presentation and Participation FAQ] (in Japanese)
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Return to HWS Schedule Page]   /   [Return to ICD Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan