IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

Technical Committee on Circuits and Systems (CAS) [schedule] [select]
Chair Yasutoshi Aibara (OmniVision)
Vice Chair Norihiko Shinomiya (Soka Univ.)
Secretary Daisuke Kasamatsu (Soka Univ.), Hiroto Suzuki (Renesas Electronics)
Assistant Nao Ito (NIT, Toyama college), Motoi Yamaguchi (TECHNOPRO), Shinji Shimoda (Sony Semiconductor Solutions), Shunsuke Koshita (Hachinohe Inst. of Tech.)

Technical Committee on VLSI Design Technologies (VLD) [schedule] [select]
Chair Shigetoshi Nakatake (Univ. of Kitakyushu)
Vice Chair Yuichi Sakurai (Hitachi)
Secretary Yukihiro Sasagawa (Socionext), Masashi Imai (Hirosaki Univ.)
Assistant Takuma Nishimoto (Hitachi)

Technical Committee on Signal Processing (SIP) [schedule] [select]
Chair Takayuki Nakachi (Ryukyu Univ.)
Vice Chair Koichi Ichige (Yokohama National Univ.), Kiyoshi Nishikawa (okyo Metropolitan Univ.)
Secretary Shoko Imaizumi (Chiba Univ.), Seisuke Kyochi (Kogakuin Univ.)
Assistant Taichi Yoshida (UEC), Sayaka Shiota (Tokyo Metropolitan Univ.)

Technical Committee on Mathematical Systems Science and its Applications (MSS) [schedule] [select]
Chair Shingo Yamaguchi (Yamaguchi Univ.)
Vice Chair Toshiyuki Miyamoto (Osaka Inst. of Tech.)
Secretary Naoki Hayashi (Osaka Univ.), Jianquan Liui (NEC)
Assistant Masato Shirai (Shimane Univ.)

Conference Date Thu, Jul 6, 2023 09:30 - 17:50
Fri, Jul 7, 2023 09:30 - 16:00
Conference Place  
Sponsors This conference is co-sponsored by IEEE Signal Processing Society Tokyo Joint Chapter. This conference is technical co-sponsored by IEEE Circuits and Systems Society Japan Chapter(IEEE CASS JC), IEEE Signal Processing Society Tokyo Joint Chapter and APSIPA Japan Chapter.
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Registration Fee This workshop will be held as the IEICE workshop in fully electronic publishing. Registration fee will be necessary except the speakers and participants other than the participants to workshop(s) in non-electronic publishing. See the registration fee page. We request the registration fee or presentation fee to participants who will attend the workshop(s) on MSS, CAS, SIP, VLD.

Thu, Jul 6 AM  CAS1
09:30 - 10:30
(1) 09:30-09:50 Performance Improvement by Integrating Former and Latter Processes of Pencil Drawing Style Image Conversion on High-Level Synthesized Hardware. CAS2023-1 VLD2023-1 SIP2023-17 MSS2023-1 Honoka Tani, Akira Yamawaki (Kyutech)
(2) 09:50-10:10 Hardware Development of Edge-Preserving Bubble Image Conversion in High-level Synthesis CAS2023-2 VLD2023-2 SIP2023-18 MSS2023-2 Qin Jiang, Yamawaki Akira (Kyutech)
(3) 10:10-10:30 Performance Improvement by Memory access and Process-level Pipelining for High-level Synthesized Sprite Drawing Hardware CAS2023-3 VLD2023-3 SIP2023-19 MSS2023-3 Yuka Otani, Akira Yamawaki (Kyutech)
  10:30-10:40 Break ( 10 min. )
Thu, Jul 6 AM  VLD1
10:40 - 11:40
(4) 10:40-11:00 Autoencoder Based Incremental LSI Test Escape Detection Using Transfer Learning CAS2023-4 VLD2023-4 SIP2023-20 MSS2023-4 Ayano Takaya, Michihiro Shintani (KIT)
(5) 11:00-11:20 Lifetime improvement of Memristor-based Hyperdimensional Computing Inference Accelerator by Error Detection and Built-in Self Repair CAS2023-5 VLD2023-5 SIP2023-21 MSS2023-5 Tetsuro Iwasaki, Michihiro Shintani (KIT)
(6) 11:20-11:40 Fast Method of Integer Linear Programming for Set-Pair Routing Problem CAS2023-6 VLD2023-6 SIP2023-22 MSS2023-6 Yasuhiro Takashima (Univ. of Kitakyushu)
  11:40-13:00 Break ( 80 min. )
Thu, Jul 6 PM  Panel Discussion
13:00 - 14:30
(7) 13:00-14:30 [Panel Discussion]
Democratization of Researches in Circuits and Systems fields and Initiatives in Technical Groups CAS2023-7 VLD2023-7 SIP2023-23 MSS2023-7
Makoto Ikeda (The Univ. of Tokyo), Yasutoshi Aibara (OVT), Shigetoshi Nakatake (The Univ. of Kitakyushu), Takayuki Nakachi (Univ. of Ryukyus), Shingo Yamaguchi (Yamaguchi Univ.)
  14:30-14:40 Break ( 10 min. )
Thu, Jul 6 PM  SIP
14:40 - 15:40
(8) 14:40-15:00 Convergence Acceleration of Particle-based Variational Inference by Deep Unfolding CAS2023-8 VLD2023-8 SIP2023-24 MSS2023-8 Yuya Kawamura, Satoshi Takabe (Tokyo Tech)
(9) 15:00-15:20 Baby monitoring system using Magnification and Optical flow CAS2023-9 VLD2023-9 SIP2023-25 MSS2023-9 Kazutaka Kikuta, Ken. T. Murata (NICT)
(10) 15:20-15:40 A Study on Golomb Coding for Scrambled Domain Layered Coding Compatible with JPEG XS CAS2023-10 VLD2023-10 SIP2023-26 MSS2023-10 Takayuki Nakachi (Univ. of the Ryukyus), Hiroyuki Kimiyama (Daido), Mitsuru Murayama (KAIST)
  15:40-15:50 Break ( 10 min. )
Thu, Jul 6 PM  CAS2
15:50 - 16:50
(11) 15:50-16:10 Effects of Parasitic Elements on LC/CL Matching Circuits CAS2023-11 VLD2023-11 SIP2023-27 MSS2023-11 Satoshi Tanaka, Takeshi Yoshida, Minoru Fujishima (Hiroshima Univ.)
(12) 16:10-16:30 Research on income inequality using Lengnick economic model CAS2023-12 VLD2023-12 SIP2023-28 MSS2023-12 Tessei Morisawa, Shima Takagi, Nao Ito (NIT.Toyama College)
(13) 16:30-16:50 Band-combined broadband amplification system with preequalization CAS2023-13 VLD2023-13 SIP2023-29 MSS2023-13 Yuudai Nishi, Yohtaro Umeda, Kyoya Takano (Tokyo Univ. of Science)
  16:50-17:00 Break ( 10 min. )
Thu, Jul 6 PM  Invited Talk (CAS)
17:00 - 17:50
(14) 17:00-17:50 [Invited Talk]
Introduction of NanoVNA
-- Open Source Handheld Verctor Network Analyzer --
CAS2023-14 VLD2023-14 SIP2023-30 MSS2023-14
Tomohiro Takahashi (CM)
Fri, Jul 7 AM  MSS
09:30 - 11:10
(15) 09:30-09:50 Proposal and Evaluation of Distributed Formation Method based on a Cyclic Pursuit Strategy CAS2023-15 VLD2023-15 SIP2023-31 MSS2023-15 Anna Fujioka, Masaki Ogura, Naoki Wakamiya (Osaka Univ.)
(16) 09:50-10:10 Finite-Time Control of Boolean Networks Considering Specifications on Control Inputs CAS2023-16 VLD2023-16 SIP2023-32 MSS2023-16 Fuma Motoyama, Koichi Kobayashi, Yuh Yamashita (Hokkaido Univ.)
(17) 10:10-10:30 Notion of Current-State Opacity and Its Verification for Discrete-Time Piecewise Linear Systems CAS2023-17 VLD2023-17 SIP2023-33 MSS2023-17 Taiga Matsumae, Koichi Kobayashi, Yuh Yamashita (Hokkaido Univ.)
(18) 10:30-10:50 A greedy stable time via various 2-hop trees in wireless sensor networks CAS2023-18 VLD2023-18 SIP2023-34 MSS2023-18 Yoshihiro Kaneko (Gifu Univ.)
(19) 10:50-11:10 Population-Game-Based Distributed Allocation Method of Dynamic Coverage and Target Tracking Tasks for Mobile Sensor Networks CAS2023-19 VLD2023-19 SIP2023-35 MSS2023-19 Takafumi Kanazawa (Setsunan Univ.)
  11:10-11:20 Break ( 10 min. )
Fri, Jul 7 AM  CAS3
11:20 - 12:20
(20) 11:20-11:40 Enhancing Glycan Recognition Pattern Learning with Tree-Structured Data Mining CAS2023-20 VLD2023-20 SIP2023-36 MSS2023-20 Kento Totsuka, Norihiko Shinomiya, Kiyoko Kinoshita, Masae Hosoda (Soka Univ.)
(21) 11:40-12:00 The joint of unequal clustering routings EECS and EEUC in wireless sensor networks
-- The impact of parameters --
CAS2023-21 VLD2023-21 SIP2023-37 MSS2023-21
Yoshihiro Kaneko, Kohei Kawabata (Gifu Univ.)
(22) 12:00-12:20 Polygon Fracturing Method Considering Maximum Size Limit CAS2023-22 VLD2023-22 SIP2023-38 MSS2023-22 Taiki Matsuzaki, Kunihiro Fujiyoshi (TUAT)
  12:20-13:30 Break ( 70 min. )
Fri, Jul 7 PM  VLD2
13:30 - 14:50
(23) 13:30-13:50 CAS2023-23 VLD2023-23 SIP2023-39 MSS2023-23
(24) 13:50-14:10 CAS2023-24 VLD2023-24 SIP2023-40 MSS2023-24
(25) 14:10-14:30 CAS2023-25 VLD2023-25 SIP2023-41 MSS2023-25
(26) 14:30-14:50 CAS2023-26 VLD2023-26 SIP2023-42 MSS2023-26
  14:50-15:00 Break ( 10 min. )
Fri, Jul 7 PM  CAS4
15:00 - 16:00
(27) 15:00-15:20 ADC analog Filtering dependence of signal transmission characteristics of ADC bandwidth doubler with analog/digital hybrid equivalent ideal filter CAS2023-27 VLD2023-27 SIP2023-43 MSS2023-27 Koki Ihara, Yuya Fujiwara, Yohtaro Umeda, Kyoya Takano (Tokyo Univ. of science)
(28) 15:20-15:40 Verification of effectiveness of the greedy algorithm for the influence maximization problem focusing on the authenticity in OSN CAS2023-28 VLD2023-28 SIP2023-44 MSS2023-28 Jodai Yoshiue, Atsushi Wakamatsu, Masaaki Miyasita, Norihiko Shinomiya (Soka Univ.)
(29) 15:40-16:00 Study for analyzing theta waves more clinically using the Fujimori method CAS2023-29 VLD2023-29 SIP2023-45 MSS2023-29 Mitsuki Miyazoe (TUS), Takashi Yoshida (TMCIT), Mitsuo Hayashi (Hiroshima Univ.), Naoyuki Aikawa (TUS)
  16:00-16:10 Break ( 10 min. )
  16:10-16:30 ( 20 min. )

Announcement for Speakers
General TalkEach speech will have 15 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
CAS Technical Committee on Circuits and Systems (CAS)   [Latest Schedule]
Contact Address CAS administrator Group
E--mail: cas-adn 
VLD Technical Committee on VLSI Design Technologies (VLD)   [Latest Schedule]
Contact Address Masashi IMAI (Hirosaki Univ. )
E--mail: bi-u 
Announcement See also VLD's homepage:
SIP Technical Committee on Signal Processing (SIP)   [Latest Schedule]
Contact Address IEICE Technical Group on Signal Processing
Email: sip-n 
MSS Technical Committee on Mathematical Systems Science and its Applications (MSS)   [Latest Schedule]
Contact Address Koichi Kobayashi (Hokkaido University)
Tel: +81-11-706-6452
E--mail: k-bassiisti 

Last modified: 2023-07-01 15:27:28

Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]

[Presentation and Participation FAQ] (in Japanese)

[Return to CAS Schedule Page]   /   [Return to VLD Schedule Page]   /   [Return to SIP Schedule Page]   /   [Return to MSS Schedule Page]   /  
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan