IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

Technical Committee on Computer Systems (CPSY) [schedule] [select]
Chair Toshinori Sueyoshi (Kumamoto Univ.)
Vice Chair Syuuichi Sakai (Univ. of Tokyo), Yoshio Miki (Hitachi)
Secretary Morihiro Kuga (Kumamoto Univ.), Akira Asato (Fujitsu Labs.)
Assistant Hidetsugu Irie (Univ. of Tokyo)

Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Kazuhiko Iwasaki (Tokyo Metropolitan Univ.)
Vice Chair Tomohiro Yoneda (NII)
Secretary Masato Kitagami (Chiba Univ.), Michinobu Nakao (Renesas)

Conference Date Wed, Apr 23, 2008 10:00 - 18:15
Topics Dependable Computing Systems, etc. 
Conference Place  
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Wed, Apr 23 AM 
10:00 - 12:00
(1) 10:00-10:30 Perfect Classified Channel retaining DC balance CPSY2008-1 DC2008-1 Hiroki Matsuoka, Koichi Inoue, Hiroaki Nishi (Keio Univ.)
(2) 10:30-11:00 A Clustering to Regularize Task Granule for Distributed Environment CPSY2008-2 DC2008-2 Hidehiro Kanemitsu, Hidenori Nakazato, Takashige Hoshiai, Yoshiyori Urano (Waseda Univ.)
(3) 11:00-11:30 A Lightweight Write Error Detection for Register-file Using Improved Passive WAB CPSY2008-3 DC2008-3 Hidetsugu Irie, Ken Sugimoto, Ryota Shioya (U-Tokyo), Kenichi Watanabe (Hitachi), Masahiro Goshima, Shuichi Sakai (U-Tokyo)
(4) 11:30-12:00 A Study on Reliability and Performance of FPGA-Based Fault Tolerant Systems CPSY2008-4 DC2008-4 Ryoji Noji, Satoshi Fujie, Yuki Yoshikawa, Hideyuki Ichihara, Tomoo Inoue (Hiroshima City Univ.)
  12:00-13:00 Lunch Break ( 60 min. )
Wed, Apr 23 PM 
13:00 - 16:00
(5) 13:00-14:00  
(6) 14:00-14:30 Generating PROMELA Models of Fault-Tolerant Distributed Algorithms CPSY2008-5 DC2008-5 Takahiro Minamikawa, Tatsuhiro Tsuchiya, Tohru Kikuno (Osaka Univ.)
(7) 14:30-15:00 Finding the Optimal Configuration of a Cascading Single-Voter TMR System CPSY2008-6 DC2008-6 Masashi Hamamatsu, Tatsuhiro Tsuchiya, Tohru Kikuno (Osaka Univ.)
(8) 15:00-15:30 Current Status of Impacts and Countermeasures in Environmental Neutron Induced Failures in Electric Systems CPSY2008-7 DC2008-7 Eishi Ibe (PERL)
(9) 15:30-16:00 Influence of Untestable Hard Error on Soft Error Hardened Latches CPSY2008-8 DC2008-8 Kengo Nakashima, Kazuteru Namba, Hideo Ito (Chiba Univ)
  16:00-16:15 Break ( 15 min. )
Wed, Apr 23 PM 
16:15 - 18:15
(10) 16:15-16:45 Soft Error Hardened FF Capable of Detecting Wide Error Pulse CPSY2008-9 DC2008-9 Shuangyu Ruan, Kazuteru Namba, Hideo Ito (Chiba-Univ.)
(11) 16:45-17:15 An approach to tolerating delay faults based on asynchronous circuits CPSY2008-10 DC2008-10 Tomohiro Yoneda (NII), Masashi Imai (Univ. of Tokyo), Atsushi Matsumoto, Takahiro Hanyu (Tohoku Univ.), Yuichi Nakamura (NEC)
(12) 17:15-18:15  

Announcement for Speakers
General TalkEach speech will have 25 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
CPSY Technical Committee on Computer Systems (CPSY)   [Latest Schedule]
Contact Address Morihiro KUGA (Kumamoto Univ.)
TEL +81-96-342-3647, FAX +81-96-342-3599
E--mail: am-u 
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address Masato Kitakami
Graduate School of Integration Science,
Chiba University
1-33 Yayoi-cho Inage-ku, Chiba 263-8522 JAPAN
TEL/FAX +42.290.3269

Last modified: 2008-02-29 07:55:40

Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]

[Presentation and Participation FAQ] (in Japanese)

[Return to CPSY Schedule Page]   /   [Return to DC Schedule Page]   /  
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan