IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

Technical Committee on Circuits and Systems (CAS) [schedule] [select]
Chair Mitsunori Makino (Chuo Univ.)
Vice Chair Masaru Kokubo (Hitachi)
Secretary Taketomo Kanazawa (Shibaura Inst. of Tech.), Satoshi Tanaka (Renesas)
Assistant Daisuke Takafuji (Hiroshima Univ.), Takashi Kawamoto (Hitachi)

Technical Committee on Concurrent Systems Technology (CST)
Chair Toshimitsu Ushio (Osaka Univ.)
Vice Chair Kunihiko Hiraishi (JAIST)
Secretary Shingo yamaguchi (Yamaguchi Univ.), Masaki Nakamura (Kanazawa Univ.)
Assistant Tatsushi Yamasaki (Setsunan Univ.)

Conference Date Thu, Nov 18, 2010 10:30 - 18:00
Fri, Nov 19, 2010 10:00 - 17:00
Topics Graphs, Petri Nets, Neural Networks, etc 
Conference Place Kansai University 
Transportation Guide
Prof. Muneyasu Mitsuji
Sponsors This conference is held in cooperation with the IEEE Circuits and Systems Society, Kansai Chapter.
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Thu, Nov 18 AM  CST (1)
10:30 - 11:45
(1) 10:30-10:55 On Soundness Verification for Workflow Nets with Inhibitor Arcs CAS2010-65 CST2010-38 Yuki Shinohara, Shingo Yamaguchi (Yamaguchi Univ.)
(2) 10:55-11:20 A Probability-based State Space Analysis of Petri Nets CAS2010-66 CST2010-39 Eleazar Jimenez Serrano (Kyushu Univ.)
(3) 11:20-11:45 Heuristic Algorithms TPM and TMDLO for Minimizing Initial Markings of Timed Petri Nets CAS2010-67 CST2010-40 Satoru Ochiiwa, Satoshi Taoka, Toshimasa Watanabe (Hiroshima Univ.)
Thu, Nov 18 PM  CAS (1)
13:00 - 14:15
(4) 13:00-13:25 On the Complexity of Three-Dimensional Orthogonal Face Routing CAS2010-68 CST2010-41 Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech.)
(5) 13:25-13:50 The simplest and smallest network on which the Ford-Fulkerson maximum flow procedure may fail to terminate CAS2010-69 CST2010-42 Toshihiko Takahashi (Niigata Univ.)
(6) 13:50-14:15 Quasi-Equiripple Design of FIR Filters by Updating Weighting Function CAS2010-70 CST2010-43 Shosuke Kitamura, Kenji Suyama (Tokyo Denki Univ.)
Thu, Nov 18 PM  CST (2)
14:30 - 15:20
(7) 14:30-14:55 An improvement of correction for lens distortion in information retrieval from printed image by using cellular phones with cameras CAS2010-71 CST2010-44 Hiroshi Kudo, Takafumi Shono, Mitsuji Muneyasu, Yoshiko Hanada (Kansai Univ.)
(8) 14:55-15:20 On Transforming UML Communication Diagrams to UML State Machine Diagrams by Deleting T-T Bridges CAS2010-72 CST2010-45 Yasuwo Hasegawa, Toshiyuki Miyamoto (Osaka Univ.)
Thu, Nov 18 PM  CAS (2)
15:30 - 16:45
(9) 15:30-15:55 Design of CSD Coefficients FIR Filters using PSO with Perturbation CAS2010-73 CST2010-46 Takashi Konakahara, Kenji Suyama (Tokyo Denki Univ.)
(10) 15:55-16:20 Design of IIR Filters by Allocating Poles and Zeros using PSO CAS2010-74 CST2010-47 Takuya Matsumoto, Kenji Suyama (Tokyo Denki Univ.)
(11) 16:20-16:45 Brayton-Moser equations with application to FitzHugh-Nagumo models CAS2010-75 CST2010-48 Naotake Yoshida, Hiroaki Yoshimura (Waseda Univ.)
Thu, Nov 18 PM  CAS Invited Lecture
17:00 - 18:00
(12) 17:00-18:00 [Invited Talk]
An Approach to Module Placement: Sequence Pair and its Expansion CAS2010-76 CST2010-49
Mineo Kaneko (JAIST)
Fri, Nov 19 AM  CAS (3)
10:00 - 11:15
(13) 10:00-10:25 A switching method of distances for keystroke dynamics CAS2010-77 CST2010-50 Yoshihiro Kaneko, Yuji Kinpara, Yuta Shiomi (Gifu Univ.)
(14) 10:25-10:50 ADE-LIM for the Fast Transient Simulation of Multiconductor Transmission Lines and Its Estimation CAS2010-78 CST2010-51 Hiroki Kurobe, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.)
(15) 10:50-11:15 High-speed Electromagnetic Simulation Based on 3-D HIE-FDTD Method by Using GPU CAS2010-79 CST2010-52 Masaki Unno, Hideki Asai (Shizuoka Univ.)
Fri, Nov 19 PM  CST and IEEE CASS Kansai Chapter Lecture
13:00 - 15:00
(16) 13:00-14:00  
(17) 14:00-15:00  
Fri, Nov 19 PM  CST (3)
15:10 - 17:00
(18) 15:20-15:45 A Study of a Symbolic Encoding Method for Bounded Model Checking of UML State Machines with Synchronous and Asynchronous Transitions CAS2010-80 CST2010-53 Hayato Niimura, Toshiyuki Miyamoto (Osaka Univ.)
(19) 15:45-16:10 Task Scheduling based on Degradation of Control Performance by Job Skip in Cyber-physical Systems CAS2010-81 CST2010-54 Tatsuya Yoshimoto, Toshimitsu Ushio (Osaka Univ.)
(20) 16:10-16:35 Braess's Paradox in Graph B^k with Two Sources CAS2010-82 CST2010-55 Shimpei Hamaguchi, Takafumi Kanazawa, Toshimitsu Ushio (Osaka Univ.)
(21) 16:35-17:00 Decentralized Supervisory Control for Timed Discrete Event Systems CAS2010-83 CST2010-56 Masashi Nomura, Shigemasa Takai (Osaka Univ.)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
CAS Technical Committee on Circuits and Systems (CAS)   [Latest Schedule]
Contact Address Yuchi Kanzawa (Shibaura Inst. of Tech.)
TEL +81-3-5859-8253
E--mail: nsicbau-it 
CST Technical Committee on Concurrent Systems Technology (CST)   
Contact Address Shingo Yamaguchi(Graduate School of Science and Engineering, Yamaguchi University)
TEL: 0836-85-9510, FAX: 0836-85-9501
E--mail: ngu-u 
Announcement Latest information will be presented on the homepage:

Last modified: 2010-11-25 09:41:24

Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]

[Presentation and Participation FAQ] (in Japanese)

[Return to CAS Schedule Page]   /  
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan