IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Toshinori Hosokawa (Nihon Univ.)
Vice Chair Masayuki Arai (Nihon Univ.)
Secretary Hideyuki Ichihara (Hiroshima City Univ.), Mamoru Ohara (TIRI)

Conference Date Tue, Feb 18, 2025 10:30 - 16:30
[updated]
Topics  
Conference Place  
Registration Fee This workshop will be held as the IEICE workshop in fully electronic publishing. Registration fee will be necessary except the speakers and participants other than the participants to workshop(s) in non-electronic publishing. See the registration fee page. We request the registration fee or presentation fee to participants who will attend the workshop(s) on DC.

Tue, Feb 18 AM 
10:30 - 11:45
(1) 10:30-10:55 Fault-Tolerant Adaptive Routing Algorithm for Mesh Network Based on the Area-Based Approach and Turn Model Yasuuyki Miura, Naohisa Fukase (SIT), Tsukasa-Pierre Nakao (JAIST)
(2) 10:55-11:20 A Heuristic Algorithm of Design for Diagnosability Based on Don't Care Filling of Control Signals Yui Otsuka, Toshinori Hosokawa (Nihon Univ.), Kouji Yamazaki (Meiji Univ.), Masayoshi Yoshimura (Kyoto Sangyou Univ.)
(3) 11:20-11:45
  - Break
Tue, Feb 18 PM 
13:15 - 14:30
(4) 13:15-13:40 Reliable Memristor-Based Neural Networks with Fault-Injected Training Md. Sihabul Islam, Ryota Eguchi, Michiko Inoue (NAIST)
(5) 13:40-14:05 Feature Analysis for Machine Learning based Test Point Insertion Shoya Sasaki, Akitaka Ide, Senling Wang, Hiroshi Kai, Hiroshi Takahashi (Ehime Univ.)
[updated]
(6) 14:05-14:30
  - Break
Tue, Feb 18 PM 
14:40 - 15:55
(7) 14:40-15:05 An Approach to High-Level Synthesis with Hard Error Resilience Asahi Noma, Satoshi Ohtake (Oita Univ.)
(8) 15:05-15:30 A C-Element-Based Latch Design for Flip-Flops with Complete SNU and Partial DNU Tolerance and Enhanced Soft Error Resilience Around Clock Edges Song Wang, Kazuteru Namba (Chiba Univ)
(9) 15:30-15:55 A Status Signal Sequence Generation Method to Improve Optimistically Estimated Field Random Testability
[updated]
Kyosuke Hirose, Toshinori Hosokawa (Nihon Univ.), Masayoshi Yoshimura (Kyoto Sangyo Univ.)
  - Break
Tue, Feb 18 PM 
16:05 - 16:30 [updated]
(10)
[updated]
16:05-16:30
[updated]
Low Power ΔΣ Modulator With Low Voltage OTA for Wearable Applications and its measurement results Naoya Maruyama, Satoshi Komatsu (Tokyo Denki Univ.)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address Hideyuki Ichihara (Graduate School of Information Sciences, Hiroshima City University)
E--mail: i-cu 


Last modified: 2025-01-24 12:17:42


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to DC Schedule Page]   /  
 
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan