IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev ICD Conf / Next ICD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Integrated Circuits and Devices (ICD) [schedule] [select]
Chair Akira Matsuzawa (Tokyo Inst. of Tech.)
Vice Chair Kunio Uchiyama (Hitachi)
Secretary Makoto Nagata (Kobe Univ.), Minoru Fujishima (Univ. of Tokyo)
Assistant Yoshio Hirose (Fujitsu Labs.), Hiroaki Suzuki (Renesas)

Conference Date Thu, Dec 11, 2008 10:00 - 17:10
Fri, Dec 12, 2008 10:00 - 17:00
Topics Workshop for Graduate Student and Young Researchers 
Conference Place International House, Ookayama Campus, Tokyo Institute of Technology 
Address 2-12-1 Ookayama Meguro-ku, Tokyo 152-8552, Japan
Transportation Guide Infront of Ookayama Station [10 min walk from the gate to the workshop hall]
http://www.titech.ac.jp/access-and-campusmap/e/o-okayama-campusmap.html
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Thu, Dec 11 AM 
10:00 - 12:00
(1) 10:00-10:10  
(2) 10:10-11:00 [Special Invited Talk]
Advancement and Prospect of Video Codec Processors for Multi Media Era ICD2008-100
Tadayoshi Enomoto (Chuo Univ.)
  11:00-11:10 Break ( 10 min. )
(3) 11:10-12:00 [Invited Talk]
Recollections of Pleasure and Troubles in Analog Circuit Design ICD2008-101
Yasuhiro Sugimoto (Chuo Univ.)
  12:00-13:30 Luch Break ( 90 min. )
Thu, Dec 11 PM 
13:30 - 17:10
(4) 13:30-16:15 [Poster Presentation]
Buried Photodiode Structure for High-Speed Charge Transfer ICD2008-102
Hiroaki Takeshita, Tomonari Sawada, Kana Ito, Tomohiro Iwahori, Shoji Kawahito (Shizuoka Univ.)
(5) 13:30-16:15 [Poster Presentation]
Noise reduction effect of sloped reset for Readout circuitry of image sensors ICD2008-103
Tetsuya Iida, Shinya Itoh, Shoji Kawahito (Shizuoka Univ.)
(6) 13:30-16:15 [Poster Presentation]
Device Modeling of On-Chip Capacitors for Millimeter-Wave Applications ICD2008-104
Youhei Natsukari, Minoru Fujishima (Tokyo Univ.)
(7) 13:30-16:15 [Poster Presentation]
Frequency Synthesizer Utilizing Injection Locking ICD2008-105
Fan Wang, Minoru Fujishima (Tokyo Univ.)
(8) 13:30-16:15 [Poster Presentation]
On-Chip S-Shaped Rat-Race Balun for Millimeter-Wave Band Using W-CSP Process ICD2008-106
Yasuo Manzawa, Chiaki Inui, Minoru Fujishima (Tokyo Univ)
(9) 13:30-16:15 [Poster Presentation]
60GHz CMOS Pulse Generator ICD2008-107
Wasanthamala Badalawa, Minoru Fujishima (Tokyo Univ)
(10) 13:30-16:15 [Poster Presentation]
Evaluation of algorithms for waveform acquisition in on-chip multi-channel monitoring ICD2008-108
Yuuki Araga, Takushi Hashida, Makoto Nagata (Kobe Univ.)
(11) 13:30-16:15 [Poster Presentation]
EMC analysis of LSI
-- Evaluation and simulation of on-chip and on-board power supply noise --
ICD2008-109
Kumpei Yoshikawa, Makoto Nagata (Kobe Univ.)
(12) 13:30-16:15 [Poster Presentation]
Simulation Techniques for Power Supply Noise and Operation Failures in Digital LSI ICD2008-110
Takuya Sawada, Makoto Nagata (Kobe Univ.)
(13) 13:30-16:15 [Poster Presentation]
3.3mW 11-times CMOS Frequency Multiplier ICD2008-118
Seong Woong Lim, Minoru Fujishima (Tokyo Univ.)
(14) 13:30-16:15 [Poster Presentation]
Design Automated for Millimeter-Wave Mixers ICD2008-111
Sho Ohashi, Minoru Fujishima (The Univ. of Tokyo)
(15) 13:30-16:15 [Poster Presentation]
A Multi-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique ICD2008-112
Ning Li, Kenichi Okada (Tokyo Tech.), Toshihide Suzuki, Tatsuya Hirose (Fujitsu Lab), Akira Matsuzawa (Tokyo Tech.)
(16) 13:30-16:15 [Poster Presentation]
Design of Low-Power Medical Devices ICD2008-113
Kenichi Matsunaga, Vo Minh Tuan, Satoshi Furuya, Takashi Kurashina, Akira Matsuzawa (Titech)
(17) 13:30-16:15 [Poster Presentation]
A 65fJ/b Inductive-Coupling Inter-Chip Transciever for Low-Power 3D System Integration ICD2008-114
Kiichi Niitsu, Noriyuki Miura, Shusuke Kawai, Hiroki Ishikuro, Tadahiro Kuroda (Keio Univ.)
(18) 13:30-16:15 [Poster Presentation]
Contact Resistance Modeling of MEMS Scanner for CMOS-MEMS Simultaneous Simulation ICD2008-115
Yuheon Yi, Hiroyuki Fujita, Hiroshi Toshiyoshi (U. of Tokyo)
(19) 13:30-16:15 [Poster Presentation]
Fast optical reconfigurations of a nine-context DORGA ICD2008-116
Mao Nakajima, Minoru Watanabe (Shizuoka Univ.)
(20) 13:30-16:15 [Poster Presentation]
Performance estimation for a gate array part of a dynamic optically reconfigurable gate array ICD2008-117
Daisaku Seto, Minoru Watanabe (Shizuoka Univ.)
  16:15-16:30 Break ( 15 min. )
(21) 16:30-17:10  
Fri, Dec 12 AM 
10:00 - 11:50
(22) 10:00-10:50 [Invited Talk]
Prospect of Developping AIPS Robots for Home Total Support ing Systems
-- The key is the combined technology of Software, Mechanical and Electronics --
ICD2008-119
Yoshiaki Hagihara (AIPSコンソーシアム)
  10:50-11:00 Break ( 10 min. )
(23) 11:00-11:50 [Invited Talk]
For those who wish to be a integrated circuit designer ICD2008-120
Kenji Taniguchi (Osaka Univ.)
  11:50-13:20 Luch Break ( 90 min. )
Fri, Dec 12 PM 
13:20 - 15:00
(24) 13:20-13:45 Fast Voltage Control Scheme with Adaptive Voltage Control Steps and Temporary Reference Voltage Overshoots for Dynamic Voltage and Frequency Scaling ICD2008-121 Yoshifumi Ikenaga, Masahiro Nomura (NEC Electronics), Yoetsu Nakazawa (NEC Corporation), Yoshihiro Hayashi (NEC Electronics)
(25) 13:45-14:10 Improvement of Logic Element used in Via programmable logic device VPEX ICD2008-122 Tomohiro Nishimoto, Masahide Kawarasaki, Eiji Hasegawa, Tomohiro Terakawa, Takeshi Fujino (Ritsumei Univ)
(26) 14:10-14:35 The Development of CAD Design Tools for Via Programmable Logic Device VPEX ICD2008-123 Yuuichi Kokushou, Masahide Kawarasaki, Kouta Ishibashi, Tomohiro Nishimoto, Kazuma Kitamura (Ritsumeikan Univ), Masaya Yoshikawa (Meijyou Univ), Takeshi Fujino (Ritsumeikan Univ)
(27) 14:35-15:00 Asynchronous ±1 Gray-Code Adder ICD2008-124 Shinya Matsuyama, Takashi Hisakado (Kyoto Univ.)
  15:00-15:20 Break ( 20 min. )
Fri, Dec 12 PM 
15:20 - 17:00
(28) 15:20-15:45 Two-stage Charge Transfer Pixel Fabricated in Standard CMOS Image Sensor Technology ICD2008-125 Keita Yasutomi, Toshihiro Tamura, Shinya Itoh, Shoji Kawahito (Shizuoka Univ.)
(29) 15:45-16:10 Low-power Adiabatic Logic Circuit: Simulation and Energy Dissipation Comparison ICD2008-126 Nazrul Anuar, Yasuhiro Takahashi, Toshikazu Sekine (Gifu Univ.)
(30) 16:10-16:35 An Inter-Die Variability Compensation Scheme for 0.42-V 486-kb FD-SOI SRAM using Substrate Control ICD2008-127 Kosuke Yamaguchi, Hidehiro Fujiwara, Takashi Takeuchi, Yu Otake, Masahiko Yoshimoto, Hiroshi Kawaguchi (Kove Univ)
(31) 16:35-17:00 Post-Silicon Programmed Body-Biasing Platform Suppressing Device Variability in 45 nm CMOS Technology ICD2008-128 Issei Kashima, Hiroaki Suzuki, Masanori Kurimoto (Renesas Technology Corp), Tadao Yamanaka (Renesas Design), Hidehiro Takata (Renesas Technology Corp), Hiroshi Makino (Osaka Institute of Tech), Hirofumi Shinohara (Renesas Technology Corp)
  17:00-17:05 Closing Address ( 5 min. )

Contact Address and Latest Schedule Information
ICD Technical Committee on Integrated Circuits and Devices (ICD)   [Latest Schedule]
Contact Address Hiroaki Suzuki (Renesas Technology Corp.)
TEL 072-787-2335
E--mail:as 


Last modified: 2008-11-20 14:02:30


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to ICD Schedule Page]   /  
 
 Go Top  Go Back   Prev ICD Conf / Next ICD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan