IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Integrated Circuits and Devices (ICD) [schedule] [select]
Chair Akira Matsuzawa (Tokyo Inst. of Tech.)
Vice Chair Kunio Uchiyama (Hitachi)
Secretary Makoto Nagata (Kobe Univ.), Minoru Fujishima (Univ. of Tokyo)
Assistant Yoshio Hirose (Fujitsu Labs.), Hiroaki Suzuki (Renesas)

Special Interest Group on Computer Architecture (IPSJ-ARC) [schedule] [select]
Chair Hiroshi Nakamura
Secretary Koji Inoue, Kenji Kise, Sunao Torii, Atsushi Mori

Special Interest Group on Embedded Systems (IPSJ-EMB) [schedule] [select]
Chair Masayuki Hirayama
Secretary Hiroyuki Kanbara, Atsushi Sawada, Masahiro Shukuguchi

Conference Date Tue, Jan 13, 2009 09:20 - 17:45
Wed, Jan 14, 2009 09:00 - 17:30
Topics Embedded System Platform 
Conference Place  
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Tue, Jan 13 AM 
09:20 - 09:30
  09:20-09:30 Opening Address ( 10 min. )
Tue, Jan 13 AM 
09:30 - 10:30
(1) 09:30-10:00 Evalutions of Prediction Router for Low-Latency On-Chip Networks Hiroki Matsutani (Keio Univ.), Michihiro Koibuchi (National Inst. of Info.The Univ), Hideharu Amano (Keio Univ.), Tsutomu Yoshinaga (The Univ. of Electro-Communications)
(2) 10:00-10:30 A 820 Mb/s Baseband Processor LSI based on LDPC Coded OFDM for UWB systems ICD2008-130 Shinsuke Ushiki, Koichi Nakamura, Kazunori Shimizu, Qi Wang, Yuta Abe, Satoshi Goto, Takeshi Ikenaga (Waseda Univ.)
Tue, Jan 13  
10:30 - 12:30
(3) 10:30-11:30 [Invited Talk]
Evolution of application processor OMAP for mobile products ICD2008-131
Masahiro Miyazaki (Texas Inst. Japan Limited)
(4) 11:30-12:30 [Invited Talk]
How and What to create and build up software for digital consumer electronics ICD2008-132
Kazuo Kajimoto (Panasonic)
  12:30-13:30 Lunch Break ( 60 min. )
Tue, Jan 13 PM 
13:30 - 15:30
(5) 13:30-14:30 [Invited Talk]
Trends of automotive software platform
Akihito Iwai (DENSO)
(6) 14:30-15:30 [Invited Talk]
Customizable Dataplane Processors for System-on-Chip ICD2008-134
Takayuki Sugawara (Tensilica K.K.)
  15:30-15:45 Break ( 15 min. )
Tue, Jan 13 PM 
15:45 - 17:45
(7) 15:45-17:45 [Panel Discussion]
Past and Future of Platform-based Designs ICD2008-135
Kazuaki Murakami (Kyushu Univ.), Akihito Iwai (DENSO), Kazuo Kajimoto (Panasonic), Takayuki Sugawara (Tensilica K.K.), Masahiro Miyazaki (Texas Inst. Japan Limited)
Wed, Jan 14 AM 
09:00 - 10:30
(8) 09:00-09:30 The Task Design by using of LTSA and SPIN Toshiyuki Fujikura (eSOL), Akira Nonaka (Tao Bears), Masanori Usami (eSOL)
(9) 09:30-10:00 Object-Oriented Programming and Testing Environment for an FPGA Using CORBA/GIOP Protocol Takeshi Ohkawa, Kenji Toda (AIST/ITRI)
(10) 10:00-10:30 A Low-Power Feild-Programmable VLSI Based on Autonomous Fine-Grain Power-Gating ICD2008-138 Masanori Hariyama, Shota Ishihara, Michitaka Kameyama (Tohoku Univ.)
  10:30-10:45 Break ( 15 min. )
Wed, Jan 14 AM 
10:45 - 12:15
(11) 10:45-11:15 Evaluation of a Heterogeneous Multi-Core Architecture for Multimedia Applications ICD2008-139 Daisuke Okumura, Hasitha Muthumala Waidyasooriya, Takehisa Matsuda, Masanori Hariyama, Michitaka Kameyama (Tohoku Univ.)
(12) 11:15-11:45 Performance Evaluation of Parallelizing Compiler Cooperated Heterogeneous Multicore Architecture Using Media Applications Teruo Kamiyama, Yasutaka Wada, Akihiro Hayashi, Masayoshi Mase, Hirofumi Nakano, Takeshi Watanabe, Keiji Kimura, Hironori Kasahara (Waseda Univ.)
(13) 11:45-12:15 Local Memory Management Scheme by a Compiler for Multicore Processor Taku Momozono, Hirofumi Nakano, Masayoshi Mase, Keiji Kimura, Hironori Kasahara (Waseda Univ.)
  12:15-13:15 Lunch Break ( 60 min. )
Wed, Jan 14 PM 
13:15 - 15:15
(14) 13:15-13:45 Feasibility of an Embedded Virtual Machine under Parallel or Distributed Processing Environment Hirofumi Yano, Masaki Nakanishi, Shinobu Miwa, Hironori Nakajo (Tokyo Univ. of Agriculture and Tech.)
(15) 13:45-14:15 Fine-Grained Dynamic Sleep Control on the Combination of High-Perfomance Cores and Low-Power Cores Naomi Seki, Lei Zhao, Daisuke Ikebuchi, Yu Kojima, Hideharu Amano (Keio Univ)
(16) 14:15-14:45 Power Saving with Asynchronous Remote Procedure Call for Embedded Multi-core Processor ICD2008-144 Hiromasa Yamauchi, Takahisa Suzuki, Makiko Ito (Fujitsu Lab Ltd.,)
(17) 14:45-15:15 A Power Saving Scheme on Multicore Processors Using OSCAR API Ryo Nakagawa, Masayoshi Mase, Jun Shirako, Keiji Kimura, Hironori Kasahara (Waseda Univ.)
  15:15-15:30 Break ( 15 min. )
Wed, Jan 14 PM 
15:30 - 17:30
(18) 15:30-16:00 Predicting Cache Miss Rates via Simulation Results Reuse ICD2008-146 Takatsugu Ono, Koji Inoue, Kazuaki Murakami (Kyushu Univ.), Koji Kai (Panasonic)
(19) 16:00-16:30 The Cache-Core optimization on Multi-CoreProcessors considering several overheads Yosuke Mori, Akira Moriya, Naoki Fujieda, Kenji Kise (Tokyo Inst. of Tech.)
(20) 16:30-17:00 A Low-Power Full-HD H.264 High-Profile Codec Based on a Heterogeneous Multiprocessor Architecture ICD2008-148 Kenichi Iwata, Seiji Mochizuki, Motoki Kimura, Tetsuya Shibayama, Fumitaka Izuhara, Hiroshi Ueda (Renesas Tech Corp.), Koji Hosogi, Hiroaki Nakata, Masakazu Ehama (Hitachi Ltd.), Toru Kengaku, Takuichiro Nakazawa, Hiromi Watanabe (Renesas Tech Corp.)
(21) 17:00-17:30 An H.264/AVC High422 Profile and MPEG-2 422 Profile Encoder LSI for HDTV Broadcasting Infrastructures Koyo Nitta (NTT), Mitsuo Ikeda (NEL), Hiroe Iwasaki, Takayuki Onishi, Takashi Sano, Atsushi Sagata, Yasuyuki Nakajima (NTT), Minoru Inamori (NEL), Takeshi Yoshitome (NTT), Hiroaki Matsuda (NEL), Ryuichi Tanida, Atsushi Shimizu, Ken Nakamura, Jiro Naganuma (NTT)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 10 minutes for discussion.

Contact Address and Latest Schedule Information
ICD Technical Committee on Integrated Circuits and Devices (ICD)   [Latest Schedule]
Contact Address Yoshio Hirose (Fujitsu Laboratories Ltd.)
TEL 044-754-2783,FAX 044-754-2744
E--mail:y 
IPSJ-ARC Special Interest Group on Computer Architecture (IPSJ-ARC)   [Latest Schedule]
Contact Address  
IPSJ-EMB Special Interest Group on Embedded Systems (IPSJ-EMB)   [Latest Schedule]
Contact Address  


Last modified: 2009-01-09 11:44:03


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to ICD Schedule Page]   /   [Return to IPSJ-ARC Schedule Page]   /   [Return to IPSJ-EMB Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan