|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] |
2020-02-27 15:10 |
Kagoshima |
Yoron-cho Chuou-Kouminkan |
Accelerating Change-Point Detection on Multiple Multidimensional Stream Data using FPGA NIC Takuma Iwata, Hiroki Matsutani (Keio Univ.) CPSY2019-94 DC2019-100 |
(To be available after the conference date) [more] |
CPSY2019-94 DC2019-100 pp.13-18 |
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] |
2019-03-17 18:05 |
Kagoshima |
Nishinoomote City Hall (Tanega-shima) |
Accelerating Multidimensional Change-Point Detection using FPGA NIC Takuma Iwata, Hiroki Matsutani (Keio Univ.) CPSY2018-111 DC2018-93 |
[more] |
CPSY2018-111 DC2018-93 pp.199-204 |
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] |
2019-01-31 09:55 |
Kanagawa |
Raiosha, Hiyoshi Campus, Keio University |
A Deduplication Mechanism for Effectively-once Semantics Using FPGA NIC Koji Suzuki, Koya Mitsuzuka, Takuma Iwata, Hiroki Matsutani (Keio Univ.) VLD2018-83 CPSY2018-93 RECONF2018-57 |
(To be available after the conference date) [more] |
VLD2018-83 CPSY2018-93 RECONF2018-57 pp.65-70 |
CPSY, DC, IPSJ-ARC (Joint) [detail] |
2018-08-01 18:00 |
Kumamoto |
Kumamoto City International Center |
Performance Improvement and Evaluations of Serialization Protocols Using FPGA NICs Takuma Iwata, Hiroki Matsutani (Keio Univ.) CPSY2018-31 |
(To be available after the conference date) [more] |
CPSY2018-31 pp.223-228 |
CPSY, DC, IPSJ-ARC [detail] |
2018-06-15 12:50 |
Yamagata |
Takamiya Rurikura Resort |
FPGA and DPDK-Based Communication Acceleration Methods for Prediction Server with Multiple Predictors Kaho Okuyama, Takuma Iwata, Mineto Tsukada, Kazumasa Kishiki, Hiroki Matsutani (Keio Univ.) CPSY2018-5 DC2018-5 |
(To be available after the conference date) [more] |
CPSY2018-5 DC2018-5 pp.101-106 |
IPSJ-ARC, VLD, CPSY, RECONF, IPSJ-SLDM [detail] |
2018-01-19 14:25 |
Kanagawa |
Raiosha, Hiyoshi Campus, Keio University |
Accelerating Serialization Protocols for Network-Attached FPGAs Takuma Iwata, Koya Mitsuzuka, Kohei Nakamura, Yuta Tokusashi, Hiroki Matsutani (Keio Univ.) VLD2017-84 CPSY2017-128 RECONF2017-72 |
(To be available after the conference date) [more] |
VLD2017-84 CPSY2017-128 RECONF2017-72 pp.139-144 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|