|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
SCE |
2021-08-06 15:00 |
Online |
Online |
High-Throughput Low-Latency Single-Flux-Quantum Circuits with Feedback Path Ryota Kashima, Ikki Nagaoka, Tomoki Nakano, Masamitsu Tanaka, Taro Yamashita, Akira Fujimaki (Nagoya Univ.) SCE2021-5 |
We have introduced bit-parallel processing into high-speed, low-power microprocessors based on single-flux-quantum circu... [more] |
SCE2021-5 pp.19-24 |
SCE |
2020-01-17 13:15 |
Kanagawa |
|
[Poster Presentation]
Design of Datapath for 8-bit Parallel SFQ Microprocessors with Gate-Level Pipelines Ryota Kashima, Ikki Nagaoka, Masamitsu Tanaka, Kyosuke Sano, Taro Yamashita, Akira Fujimaki (Nagoya Univ.) SCE2019-31 |
[more] |
SCE2019-31 pp.5-9 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|