|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
VLD, HWS (Joint) |
2018-03-02 09:25 |
Okinawa |
Okinawa Seinen Kaikan |
A study on interconnect delay computation for via-switch based FPGA Yuki Nakazawa, Ryutaro Doi, Jaehoon Yu, Masanori Hashimoto (Osaka Univ.) VLD2017-120 |
(To be available after the conference date) [more] |
VLD2017-120 pp.187-192 |
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM (Joint) [detail] |
2014-11-28 16:00 |
Oita |
B-ConPlaza |
An analytic evaluation on soft error immunity enhancement due to temporal triplication Ryutaro Doi, Masanori Hashimoto, Takao Onoye (Osaka Univ.) VLD2014-112 DC2014-66 |
Chip-level soft error rate is increasing due to the device miniaturization and larger scale integration. Soft error is o... [more] |
VLD2014-112 DC2014-66 pp.263-268 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|