IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 10 of 10  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RECONF, VLD, CPSY, IPSJ-ARC, IPSJ-SLDM [detail] 2022-01-25
16:00
Online Online Design of a Quadruple Precision Floating-Point Arithmetic Unit for FPGAs and its Evaluation by Conjugate Gradient Method
Naoki Kakine, Atsushi Kubota, Tetsuo Hironaka (Hiroshima City Univ) VLD2021-73 CPSY2021-42 RECONF2021-81
(To be available after the conference date) [more] VLD2021-73 CPSY2021-42 RECONF2021-81
pp.138-142
VLD, DC, RECONF, ICD, IPSJ-SLDM
(Joint) [detail]
2021-12-02
10:35
Online Online Calculation method of correctly rounded exponential function on an FPGA
Takuya Haraguchi, Naofumi Takagi (Kyoto Univ.) VLD2021-35 ICD2021-45 DC2021-41 RECONF2021-43
We propose the FPGA-oriented calculation method of correctly rounded exponential function, exp, which is one of the func... [more] VLD2021-35 ICD2021-45 DC2021-41 RECONF2021-43
pp.105-110
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2017-11-07
13:00
Kumamoto Kumamoto-Kenminkouryukan Parea Calculation method of exponential function on FPGAs using high-radix STL method
Yasufumi Fujiwara, Kazuyoshi Takagi, Naofumi Takagi (Kyoto Univ.) RECONF2017-46
We propose the calculation method of double precision floating point exponential function for FPGA with correct rounding... [more] RECONF2017-46
pp.55-59
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2017-03-10
14:50
Okinawa Kumejima Island Double-precision floating-point logarithm calculation method for FPGA
Yasufumi Fujiwara, Kazuyoshi Takagi, Naofumi Takagi (Kyoto Univ.) CPSY2016-156 DC2016-102
Floating-point arithmetic standard IEEE 754 was revised in 2008, and it presents 36 functions that should be calculated ... [more] CPSY2016-156 DC2016-102
pp.363-367
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-23
13:50
Kanagawa Hiyoshi Campus, Keio Univ. GRAPE9-MPX: development of an accelerator system dedicated for multi-precision arithmetic operations and its application
Hiroshi Daisaka (Hitotsubashi Univ.), Naohito Nakasato (Univ. of Aizu), Tadashi Ishikawa, Fukuko Yuasa (KEK), Keigo Nitadori (RIKEN/AICS) VLD2016-72 CPSY2016-108 RECONF2016-53
We have been developing GRAPE9-MPX which is a dedicated system to accelerate the computation with multi precision arithm... [more] VLD2016-72 CPSY2016-108 RECONF2016-53
pp.13-18
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2014-11-26
16:15
Oita B-ConPlaza An extended precision floating-point adder with 104-bit significand using two double precision floating-point adders
Hiroyuki Yataka, Naofumi Takagi, Kazuyoshi Takagi (Kyoto Univ.) CPSY2014-75
In recent years, high speed and high precision computing is increasingly needed.
Hardware support for IEEE754 compliant... [more]
CPSY2014-75
pp.19-23
RECONF 2014-09-19
11:00
Hiroshima   GRAPE9-MPX: A development of an accelerator dedicated for arbitrary-precision arithmetic by the FPGA boards
Shinji Motoki (KEK), Hiroshi Daisaka (Hitotsubashi Univ.), Naohito Nakasato (Univ. of Aizu), Tadashi Ishikawa, Fukuko Yuasa (KEK), Toshiyuki Fukushige, Atsushi Kawai (K & F Computing Research), Junichiro Makino (RIKEN/TITECH) RECONF2014-29
Higher order corrections in perturbative quantum field theory are required for precise theoretical analysis to investiga... [more] RECONF2014-29
pp.69-74
DC, CPSY 2011-04-12
13:25
Tokyo   A Note on Data Compression of Double-Precision Floating-Point Numbers for Massively Parallel Numerical Simulations
Mamoru Ohara, Takashi Yamaguchi (TIRI) CPSY2011-2 DC2011-2
In numerical simulations using massively parallel computers like GPGPU (General-Purpose computing on Graphics Processing... [more] CPSY2011-2 DC2011-2
pp.5-10
RECONF 2010-05-13
15:45
Nagasaki   Digit-Serial Floating Point Unit for High Precision Scientific Computation Engine
Kazuya Tanigawa, Taiga Ban, Tetsuo Hironaka (Hiroshima City Univ.) RECONF2010-6
We have developed digit serial floating point (DSFP) units that are possible to achieve high precision calculation in a ... [more] RECONF2010-6
pp.31-36
SS 2008-10-16
16:10
Yamanashi University of Yamanashi, Kofu Campus Improvement of iterative methods on GPU by partially using pseudo double precision calculation
Fumiaki Fujiki, Hidetoshi Ando, Koji Toriyama (Univ. of Yamanashi) SS2008-32
Many iterative methods are implemented on the GPU for high performance computation, but are limited to single precision ... [more] SS2008-32
pp.31-36
 Results 1 - 10 of 10  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan