IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 35  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
CS 2023-11-09
10:59
Shizuoka Plaza Verde A Study on a Redundant Architecture of Inter-Device Optical Harness Connections using TDMA Technology
Ayano Sakamoto, Takeshi Suehiro, Kenichi Nakura, Satoshi Shirai (Mitsubishi Electric) CS2023-67
In various industries where wire harness is used, it is expected that increasing data capacity and complicating network ... [more] CS2023-67
pp.21-22
NS, NWS
(Joint)
2020-01-24
15:15
Okinawa   A Study on Rapid Replacement of User Information Between Redundant Edge Routers
Satoshi Nakatsukasa, Ken Takahashi (NTT) NS2019-173
The Edge router is deployed at the end point of the network, and have service profile information for each user. It impl... [more] NS2019-173
pp.73-78
SSS 2019-03-26
13:20
Tokyo   High Reliability and Safety Protection Method for Applying Artificial Intelligence to Embedded Systems
Yasuhiro Omori, Akihiko Higuchi, Daisuke Kawakami (Mitsubishi Electric Co.) SSS2018-32
This paper proposes an architecture for embedded systems, which employs machine learning results. The proposed architect... [more] SSS2018-32
pp.3-6
IN, NS
(Joint)
2019-03-04
10:50
Okinawa Okinawa Convention Center Load Balanced Data Management Method that Handle Large-Scale Disasters in High Availability Distributed Clusters
Ryoko Suzuki, Kiyoshi Ueda (Nihon Univ.) NS2018-219
In the core computer system such as the session control servers which a carrier provides, it is pursued that the data sh... [more] NS2018-219
pp.153-158
NS, IN
(Joint)
2018-03-01
09:40
Miyazaki Phoenix Seagaia Resort Reliable Virtual Nodes Placement Method in High Availability Distributed Clusters
Ryoko Suzuki, Kiyoshi Ueda (Nihon Univ.) NS2017-173
In these days,such as the large-scale web application,the large-scale data handling is required. In the core computer sy... [more] NS2017-173
pp.33-36
IN, IA
(Joint)
2015-12-17
17:35
Hiroshima Hiroshima City University The redundancy scheme of OpenFlow controller for the disaster mitigation information network
Ayumu Yoshine, Takeshi Oowari, Osamu Mizuno (Kogakuin Univ) IN2015-82
We proposed the Mitigation Information Network System to share mitigation information without using telecom infrastructu... [more] IN2015-82
pp.65-70
ICD, CPSY 2015-12-18
09:00
Kyoto Kyoto Institute of Technology Evaluation of Soft Error Tolerance of Redundant Flip-Flop in 65nm Bulk and FD-SOI Processes.
Eiji Sonezaki, Kubota Kanto, Masaki Masuda, Shohei Kanda, Jun Furuta, Kazutoshi Kobayashi (KIT) ICD2015-83 CPSY2015-96
According to process down scaling, LSI becomes less reliable for soft errors. To increase the tolerance of FFs for soft ... [more] ICD2015-83 CPSY2015-96
pp.69-74
RECONF 2015-09-18
13:50
Ehime Ehime University Empirical evaluation of an arithmetic design approach with diversity and redundancy for FPGAs
Yudai Shirakura, Kenichi Morimoto (Nagasaki Univ.), Masanori Nobe (MHPS), Masaharu Tanaka (MHI), Yuichiro Shibata, Hidenori Maruta, Fujio Kurokawa (Nagasaki Univ.) RECONF2015-38
While application of FPGAs in control systems of industrial infrastructures is promising, how to keep the functional saf... [more] RECONF2015-38
pp.33-38
RECONF 2015-06-19
16:00
Kyoto Kyoto University An arithmetic design approach with diversity and redundancy for FPGAs
Yudai Shirakura, Kenichi Morimoto (Nagasaki Univ.), Masanori Nobe (MHPS), Masaharu Tanaka (MHI), Yuichiro Shibata, Hidenori Maruta, Fujio Kurokawa (Nagasaki Univ.) RECONF2015-11
While application of FPGAs in control systems of industrial infrastructures is promising, a warranty of the functional s... [more] RECONF2015-11
pp.59-63
VLD 2015-03-03
10:20
Okinawa Okinawa Seinen Kaikan ILP Based Synthesis for Area-Efficient Soft-Error Tolerant Datapaths
Junghoon Oh, Mineo Kaneko (JAIST) VLD2014-164
As the device size decreases, reliability degradation caused by soft-errors has become one of the greatest issues in VLS... [more] VLD2014-164
pp.67-72
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2014-11-26
17:05
Oita B-ConPlaza Selection of Check Variables for Area-Efficient Soft-Error Tolerant Datapath Synthesis
Junghoon Oh, Mineo Kaneko (JAIST) VLD2014-90 DC2014-44
As the device size decreases, the reliability degradation caused by soft-errors becomes one of the greatest issues in cu... [more] VLD2014-90 DC2014-44
pp.129-134
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2014-11-28
16:00
Oita B-ConPlaza An analytic evaluation on soft error immunity enhancement due to temporal triplication
Ryutaro Doi, Masanori Hashimoto, Takao Onoye (Osaka Univ.) VLD2014-112 DC2014-66
Chip-level soft error rate is increasing due to the device miniaturization and larger scale integration. Soft error is o... [more] VLD2014-112 DC2014-66
pp.263-268
VLD 2014-03-05
10:00
Okinawa Okinawa Seinen Kaikan Area-Efficient Soft-Error Tolerant Datapath Design Based on Aggressive Resource Sharing
Junghoon Oh, Mineo Kaneko (JAIST) VLD2013-156
As the device size decreases, the reliability problem caused by soft-errors becomes one of the big issues in current and... [more] VLD2013-156
pp.119-124
CPSY 2013-11-08
09:20
Hiroshima   Evaluation of a Dependable Interrupt Interface by Bundled Interrupt Request Lines
Hayato Nomura (Toyohashi Univ. of Tech.), Hajime Shimada (Nagoya Univ.), Ryotaro Kobayashi (Toyohashi Univ. of Tech.) CPSY2013-40
Conventional processors are exposed to not only on-chip transient faults caused by radiation and permanent failures due ... [more] CPSY2013-40
pp.7-12
NS 2013-10-17
10:15
Hokkaido Hokkaido Univ. A Study on Redundant Data Processing Units Reconfiguration Method in Scalable and High Reliable Communication Node
Daisuke Ishii, Michitaka Okuno (Hitachi) NS2013-92
A redundancy reconfiguration method is proposed in order to realize a scalable and high reliable communication node at l... [more] NS2013-92
pp.13-18
IN, NV
(Joint)
2013-07-19
16:30
Hokkaido Hokkaido Univ. Faculty of Eng. Academic Lounge 3 Evaluation of reducing service edge equipment by sharing standby machines in edge cloud architecture
Hirofumi Yamazaki, Konomi Mochizuki, Akira Misawa (NTT) IN2013-57
We are investigating edge cloud architecture for effective use of service edge resources. The edge cloud architecture dy... [more] IN2013-57
pp.125-130
ICD 2013-04-11
16:20
Ibaraki Advanced Industrial Science and Technology (AIST) Highly Reliable Logic Primitive Gates for Spintronics-Based Logic LSI
Yukihide Tsuji, Ryusuke Nebashi, Noboru Sakimura, Ayuka Morioka, Hiroaki Honjo, Keiichi Tokutome, Sadahiko Miura (NEC), Tetsuhiro Suzuki (Renesas Electronics Corp.), Shunsuke Fukami, Keizo Kinoshita, Takahiro Hanyu, Tetsuo Endoh, Naoki Kasai, Hideo Ohno (Tohoku Univ.), Tadahiko Sugibayashi (NEC) ICD2013-9
Implementing redundancy within a Spintronis Primitive Gata (SPG) using multi-terminal DWM cells ensures high reliability... [more] ICD2013-9
pp.41-46
ICD 2012-12-18
11:45
Tokyo Tokyo Tech Front A 65 nm Low-Power Adaptive-Coupling Redundant Flip-Flop
Masaki Masuda, Kanto Kubota, Ryosuke Yamamoto (KIT), Jun Furuta (Kyoto Univ.), Kazutoshi Kobayashi (KIT), Hidetoshi Onodera (Kyoto Univ.) ICD2012-117
We propose a low-power redundant flip-flop to be operated with high reliability over 1 GHz clock frequency based on the ... [more] ICD2012-117
pp.109-113
NS, RCS
(Joint)
2011-12-16
09:35
Yamaguchi Yamaguchi University A study of shared-spare edge router system
Toru Okugawa, Akiko Kuboniwa, Tatsunori Nakabasami, Satoshi Nishiyama, Yoichi Furuta, Hitoshi Nohisa (NTT) NS2011-137
Edge router is the equipment which accommodates each user’s access line and provide several services, e.g. triple-play s... [more] NS2011-137
pp.109-114
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-28
16:05
Miyazaki NewWelCity Miyazaki Fast soft-error recovery method for duplicated softcore processor system
Yoshihiro Ichinomiya, Makoto Fujino, Motoki Amagasaki, Morihiro Kuga, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.) RECONF2011-42
This paper presents a technique for ensuring the reliability of the softcore processor which implemented with SRAM-based... [more] RECONF2011-42
pp.7-12
 Results 1 - 20 of 35  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan