| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| NS | 2024-04-12 11:25 |
Okayama | Okayama Prefectural Library + Online (Primary: On-site, Secondary: Online) |
Implementation and Preliminary Evaluation of an FPGA-based Network Switch Supporting Credit-based Shaper for Time Sensitive Networks Akram Ben Ahmed, Takahiro Hirofuchi, Takaaki Fukai (AIST)  NS2024-11 |
Time Sensitive Networking (TSN) is a set of novel open standards that aims to provide deterministic, reliable, high-band... [more] | NS2024-11 pp.47-52 |
| DC, CPSY, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] | 2024-03-21 10:15 |
Nagasaki | Ikinoshima Hall (Primary: On-site, Secondary: Online) |
Proposal for processor development support through commonized input/output interface Hiromu Ogaki, Kanemitsu Otsu, Takashi Yokota (Utsunomiya Univ.) CPSY2023-40 DC2023-106 |
With the use of FPGAs, even individuals can freely develop processors, and various forms of processors are expected to b... [more] | CPSY2023-40 DC2023-106 pp.12-17 |
| NLP, MSS | 2024-03-14 11:40 |
Misc. | Kikai-Shinko-Kaikan Bldg. | Stability and implementation of mixed rule cellular automata Kazuma Matsushita, Toshimichi Saito (HU) MSS2023-90 NLP2023-142 |
This paper studies mixed-rule cellular automata (MCA) governed by two rules of simple Boolean functions. Depending on t... [more] |
MSS2023-90 NLP2023-142 pp.93-96 |
| IA, SITE, IPSJ-IOT [detail] | 2024-03-13 10:10 |
Okinawa | Miyakojima City Future Creation Center (Primary: On-site, Secondary: Online) |
Implementation of Communication Redundancy Adjustment Mechanism in FPGA based Multipath Transmission Control Device Kohta Ohshima (TUMSAT), Yosuke Yano (iD), Takehiko Kashiwagi (UEC) SITE2023-87 IA2023-93 |
(To be available after the conference date) [more] | SITE2023-87 IA2023-93 pp.117-122 |
| VLD, HWS, ICD | 2024-03-01 11:40 |
Okinawa | (Primary: On-site, Secondary: Online) |
Improved Ring Oscillator Sensor for Laser Fault Injection Detection on FPGA Masaki Chikano (YNU), Shungo Hayashi, Junichi Sakamoto (YNU/AIST), Tsutomu Matsumoto (YNU) VLD2023-125 HWS2023-85 ICD2023-114 |
A fault attack is an attack that intentionally injects a fault into an operating device in order to leak internal confid... [more] | VLD2023-125 HWS2023-85 ICD2023-114 pp.135-140 |
| VLD, HWS, ICD | 2024-03-01 16:45 |
Okinawa | (Primary: On-site, Secondary: Online) |
A Study on Post-Quantum Signature QR-UOV Hardware Hiroshi Amagasa, Rei Ueno (Tohoku Univ.), Kimihiro Yamakoshi, Kouha Kinjo, Rika Akiyama (NTT), Naofumi Homma (Tohoku Univ.) VLD2023-133 HWS2023-93 ICD2023-122 |
We present a QR-UOV hardware design. QR-UOV is a post-quantum signature based on multivariate quadratic problem. It is c... [more] | VLD2023-133 HWS2023-93 ICD2023-122 pp.178-183 |
| RECONF, VLD | 2024-01-30 14:50 |
Kanagawa | AIRBIC Meeting Room 1-4 (Primary: On-site, Secondary: Online) |
FPGA-Accelerated Random Forest for Real-Time IoT Intrusion Detection Qingyu Zeng, Yuko Hara (Tokyo Tech) VLD2023-97 RECONF2023-100 |
The rapid proliferation of the Internet of Things (IoT) has heightened cyber security concerns, necessitating efficient ... [more] | VLD2023-97 RECONF2023-100 pp.99-104 |
| NLP | 2023-11-29 14:15 |
Okinawa | Nago city commerce and industry association | Reproduction of nonlinear dynamics of asthma delay model using ergodic sequential logic and efficient FPGA implementation Isaki Yamamoto, Hiroyuki Torikai (Hosei Univ.) NLP2023-77 |
Lipopolysaccharides (LPS) present in the air and other media act as endotoxins when they enter blood vessels. Depending ... [more] | NLP2023-77 p.74 |
| VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] | 2023-11-15 15:30 |
Kumamoto | Civic Auditorium Sears Home Yume Hall (Primary: On-site, Secondary: Online) |
* Itsuki Akeno, Hiro Yamazaki, Tetsuya Asai, Kota Ando (Hokkaido Univ) VLD2023-41 ICD2023-49 DC2023-48 RECONF2023-44 |
We propose a processor architecture for neural network (NN) training in edge and prototype it on an FPGA (Field--Program... [more] | VLD2023-41 ICD2023-49 DC2023-48 RECONF2023-44 pp.64-69 |
| VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] | 2023-11-17 14:50 |
Kumamoto | Civic Auditorium Sears Home Yume Hall (Primary: On-site, Secondary: Online) |
Hardware Compression Method Applying Bernoulli Approximation for Bayesian Neural Networks Taisei Saito, Kota Ando, Tetsuya Asai (Hokkaido Univ.) VLD2023-73 ICD2023-81 DC2023-80 RECONF2023-76 |
This study focuses on efficiently lightweighting Bayesian deep learning algorithms and implementing them on FPGA. It com... [more] | VLD2023-73 ICD2023-81 DC2023-80 RECONF2023-76 pp.221-226 |
| VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] | 2023-11-17 15:40 |
Kumamoto | Civic Auditorium Sears Home Yume Hall (Primary: On-site, Secondary: Online) |
High-Level Synthesis Implementation of a Reservoir Computing based on Chaotic Boltzmann Machine
-- Improving scalability and efficiency of sparse matrix multiplication through a dedicated data compression in external memory -- Shigeki Matsumoto, Yuki Ichikawa, Nobuki Kajihara (IVIS), Hakaru Tamukoh (kyutech) VLD2023-75 ICD2023-83 DC2023-82 RECONF2023-78 |
This paper reports on an FPGA implementation of Chaotic Boltzmann Machine Reservoir Computing (CBM-RC). The reservoir wi... [more] | VLD2023-75 ICD2023-83 DC2023-82 RECONF2023-78 pp.231-236 |
| NLP, CAS | 2023-10-06 16:00 |
Gifu | Work plaza Gifu | Operaton analysis in sparse binary neural networks Hiroki Nonaka, Toshimichi Saito (HU) CAS2023-45 NLP2023-44 |
This paper studies periodic orbits in a dynamic binary neural network constructed by the signum activation function and ... [more] | CAS2023-45 NLP2023-44 pp.66-69 |
| NLP, CAS | 2023-10-07 11:30 |
Gifu | Work plaza Gifu | Reproduction of Firing Phenomena in a Piecewise Constant Neuron Model by Automatic Cellular Differentiation Method Kengo Hosoi, Hiroyuki Torikai (Hosei Univ) CAS2023-53 NLP2023-52 |
In this study, the cellular differentiation method for a piecewise-constant neuron model is designed using hardware. The... [more] | CAS2023-53 NLP2023-52 pp.104-105 |
| NS | 2023-10-04 14:55 |
Hokkaido | Hokkaidou University + Online (Primary: On-site, Secondary: Online) |
Study of high availability VPN gateway with hardware accelerator Kotomi Takahashi, Katsuma Miyamoto, Hiroki kano, Shinya Kawano, Yasuyuki matsuoka (NTT) NS2023-75 |
In recent years, the amount of VPN (Virtual Private Network) traffic has been increasing due to the spread of teleworkin... [more] | NS2023-75 p.29 |
| RECONF | 2023-09-14 16:10 |
Tokyo | Tokyo University of Agriculture and Technology Koganei campus (Primary: On-site, Secondary: Online) |
Building Simulation Environment for Reconfigurable Virtual Accelerator (ReVA) Shunya Kawai, Kazuki Yaguchi, Eriko Maeda (TUAT), Yasunori Osana (Kumamoto Univ.), Takefumi Miyoshi (WasaLabo), Hironori Nakajo (TUAT) RECONF2023-21 |
In this paper，we propose a simulation environment using Post-Implementation Simulation of Vivado to confirm functions of... [more] | RECONF2023-21 pp.11-12 |
| RECONF | 2023-09-15 14:40 |
Tokyo | Tokyo University of Agriculture and Technology Koganei campus (Primary: On-site, Secondary: Online) |
On the FPGA Implementation of a Lightweight Neural Network for Point Clouds Keisuke Sugiura, Hiroki Matsutani (Keio Univ.) RECONF2023-32 |
(To be available after the conference date) [more] | RECONF2023-32 pp.58-63 |
| RECONF | 2023-08-04 14:55 |
Hokkaido | Hakodate Arena (Primary: On-site, Secondary: Online) |
An Elastic FPGA-based Accelerator for Bayesian Network Structure Learning Ryota Miyagi (The Univ. of Tokyo), Ryota Yasudo (Kyoto Univ.), Kentaro Sano (RIKEN), Hideki Takase (The Univ. of Tokyo) RECONF2023-15 |
A Bayesian network is a powerful model for representing knowledge involving uncertainty within discrete random variables... [more] | RECONF2023-15 pp.7-12 |
| EMM, BioX, ISEC, SITE, ICSS, HWS, IPSJ-CSEC, IPSJ-SPT [detail] | 2023-07-25 11:20 |
Hokkaido | Hokkaido Jichiro Kaikan | Secure Cryptographic Unit with built-in Signature Generation Hardware for Aggregate Signature Schemes and its FPGA Implementation Toshihiro Sato, Shohei Kawasaki (SCU), Kaoru Masada (Tokyo Univ.), Riku Anzai, Junichi Sakamoto, Naoki Yoshida (YNU), Yasuyoshi Uemura (SCU), Makoto Ikeda (Tokyo Univ.), Tsutomu Matsumoto (YNU) ISEC2023-42 SITE2023-36 BioX2023-45 HWS2023-42 ICSS2023-39 EMM2023-42 |
Secure Cryptographic Unit (SCU) consists of a hardware cryptographic engine and an access control mechanism for the engi... [more] | ISEC2023-42 SITE2023-36 BioX2023-45 HWS2023-42 ICSS2023-39 EMM2023-42 pp.182-187 |
| SeMI, RCS, RCC, NS, SR (Joint) |
2023-07-14 14:00 |
Osaka | Osaka University Nakanoshima Center + Online (Primary: On-site, Secondary: Online) |
FPGA implementation of ML-compensation for SVD-MIMO weight matrices Kiminobu Makino, Takayuki Nakagawa (NHK) RCS2023-99 |
This paper proposes a computation reduction method of machine learning-based compensation of transmission (Tx) weight ma... [more] | RCS2023-99 pp.103-108 |
| SANE | 2023-06-30 13:00 |
Kanagawa | JAXA Sagamihara Campus (Primary: On-site, Secondary: Online) |
Study of implementation of on-board SAR with FPGA Hiroai Asami (Mitsubishi Electric Corp.) SANE2023-18 |
We have studied to implement the image reconstruction processing of the synthetic aperture radar on the FPGA and to proc... [more] | SANE2023-18 pp.17-20 |
[Return to Top Page]