|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
CPSY, DC, IPSJ-ARC (Joint) [detail] |
2015-08-04 13:30 |
Oita |
B-Con Plaza (Beppu) |
Implementation and Evaluation of Near Memory Processing Architecture on FPGA Tadahiro Edamoto, Thi Hong Tran, Shinya Takamaeda, Yasuhiko Nakashima (NAIST) CPSY2015-18 |
[more] |
CPSY2015-18 pp.41-45 |
DC, CPSY |
2015-04-17 13:50 |
Tokyo |
|
Near Memory Processing Architecture for High Performance Atypical Applications Tadahiro Edamoto, Thi Hong Tran, Shinya Takamaeda, Yasuhiko Nakashima (NAIST) CPSY2015-9 DC2015-9 |
[more] |
CPSY2015-9 DC2015-9 pp.49-52 |
ICD, CPSY |
2014-12-01 15:15 |
Tokyo |
Kikai-Shinko-Kaikan Bldg. |
[Poster Presentation]
A Study on Intelligent Memory System for Overcomming Data Moving Bottlenecks Tadahiro Edamoto, Shinya Takamaeda, Jun Yao, Yasuhiko Nakashima (naist) ICD2014-79 CPSY2014-91 |
[more] |
ICD2014-79 CPSY2014-91 pp.31-33 |
CPSY, DC (Joint) |
2014-07-28 13:15 |
Niigata |
Toki Messe, Niigata |
An FPGA-based Graph Processing Accelerator with PyCoRAM Shinya Takamaeda-Yamazaki, Tadahiro Edamoto, Jun Yao, Yasuhiko Nakashima (NAIST) CPSY2014-10 |
In order to improve the programmablity of FPGA-based accelerators with higher performance, we are developing PyCoRAM tha... [more] |
CPSY2014-10 pp.1-6 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|