IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 4 of 4  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SCE 2007-01-26
10:05
Tokyo SRL *
Kazunori Nakamiya, Takanobu Nishigai, Nobuyuki Yoshikawa (Yokohama National Univ.)
 [more] SCE2006-30
pp.1-6
SCE 2006-07-06
09:40
Tokyo Kikai-Shinko-Kaikan Bldg. Implementation of the Fully Asynchronous SFQ Microprocessor SCRAM2
Yusuke Nobumori, Kazunori Nakamiya, Takanobu Nishigai, Nobuyuki Yoshikawa (Yokohama National Univ.)
 [more] SCE2006-13
pp.7-11
SCE 2006-01-27
13:25
Tokyo Kikai-Shinko-Kaikan Bldg. Study of Low-Power Single Flux Quantum Circuits for Manipulating Superconducting Qubits
Yuki Yamanashi, Takanobu Nishigai, Nobuyuki Yoshikawa (Yokohama Nat. Univ.)
 [more] SCE2005-24
pp.7-11
SCE 2004-10-22
10:30
Tokyo Kikai-Shinko-Kaikan Bldg. Advanced Design Approaches for SFQ Logic Circuits based on the Binary Decision Diagram
Takanobu Nishigai, Maki Ito, Nobuyuki Yoshikawa (Yokohama National Univ.), Koji Obata, Kazuyoshi Takagi, Naofumi Takagi (Nagoya Univ.)
We have been developing a design methodology of SFQ logic circuits based on the binary decision diagram(BDD). In the pre... [more] SCE2004-27
pp.13-18
 Results 1 - 4 of 4  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan