|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
ICD |
2012-04-23 12:30 |
Iwate |
Seion-so, Tsunagi Hot Spring (Iwate) |
[Invited Talk]
A 19nm 112.8mm2 64Gb Multi-level(2bit/cell) Flash Memory with 400Mb/s/pin 1.8V Toggle Mode Interface Noboru Shibata, Kazushige Kanda, Toshiki Hisada, Katsuaki Isobe, Manabu Sato, Yuui Shimizu, Takahiro Shimizu, Takahiro Sugimoto, Tomohiro Kobayashi, Kazuko Inuzuka, Naoaki Kanagawa, Yasuyuki Kajitani, Takeshi Ogawa, Jiyun Nakai (Toshiba), Teruhiko Kamei (SanDisk) ICD2012-1 |
A 64Gb MLC NAND flash memory on 19nm CMOS technology has been developed. By adopting One-Sided All-Bit-Line architecture... [more] |
ICD2012-1 pp.1-5 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|