IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 27  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICTSSL, CAS 2024-01-26
14:15
Kanagawa
(Primary: On-site, Secondary: Online)
[Invited Talk] On increasing options for realizing brain-computer interface -- Auditory BCI and beyond --
Shin'ichiro Kanoh (Shibaura Institute of Tech.) CAS2023-104 ICTSSL2023-57
Brain-computer interface (BCI), a technology for detecting user intentions from brain activity measured by non-invasive ... [more] CAS2023-104 ICTSSL2023-57
pp.106-109
OME 2023-12-27
11:30
Okinawa OKINAWAKEN SEINENKAIKAN Analysis of Localized Corrosion Behavior of Stainless Steels in the Presence of Chloride Ions
Ryota Kikuchi, Taishi Asao (Shibaura Institute of Tech.), Yuta Yagi (Nakabohtec Corrosion Protecting), Kazutoshi Kainuma (Atagogiken), Ryouji Suzuki, Kazuhiko Noda (Shibaura Institute of Tech.) OME2023-76
 [more] OME2023-76
pp.42-45
ET 2021-10-30
16:45
Online Online Development and Operation of a Distant Programming Education System under Coronavirus Pandemic
Tsuneo Nakanishi (Fukuoka Univ.), Kenji Hisazumi (Shibaura Institute of Tech.), Takuya Fujinaga (Fukuoka Univ.) ET2021-21
The authors developed a server/client system for distant programming education to conduct programming exercises smoothly... [more] ET2021-21
pp.29-34
CNR 2020-09-24
13:20
Online Online CNR2020-2 (To be available after the conference date) [more] CNR2020-2
pp.7-12
VLD 2017-03-01
14:25
Okinawa Okinawa Seinen Kaikan A Nonvolatile Flip-Flop Circuit with a Split Store/Restore Architecture for Power Gating
Masaru Kudo, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2016-103
This paper describes a nonvolatile Flip-Flop (NVFF) circuit to implement Nonvolatile Power Gating. We proposed a new NVF... [more] VLD2016-103
pp.7-12
HCGSYMPO
(2nd)
2016-12-07
- 2016-12-09
Kochi Kochi City Culture Plaza (CUL-PORT) Behavior Modification in Field-based Inspection Assistance using Mobile Devices for Infrastructure Asset Monitoring
Masafumi Nakagawa, Masaki Yamate, Tamaki Kobayashi, Liu Can, Shido Tanaka (Shibaura Institute of Tech.), Yasuaki Noda, Kazuyuki Hashimoto, Masaya Ito, Masahiro Miyo (Watanabe Eng.)
(To be available after the conference date) [more]
VLD, DC, CPSY, RECONF, CPM, ICD, IE
(Joint) [detail]
2016-11-29
09:00
Osaka Ritsumeikan University, Osaka Ibaraki Campus Design and Implementation Methodology of Low-power Standard cell memory with optimized body-bias separation in Silicon-on-Thin-BOX (SOTB)
Yusuke Yoshida, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2016-53 DC2016-47
We focus on the Standard Cell Memory (SCM) as another option to supersede SRAM for low-voltage operation. This paper des... [more] VLD2016-53 DC2016-47
pp.55-60
ICD, MW 2016-03-03
14:55
Hiroshima Hiroshima University Compact Harmonic Tuning Circuits for Class-F Amplifiers Using Negative Order Resonance Modes of CRLH Stub Lines
South Koizumi, Kengo Saito, Shinichi Tanaka (Shibaura Institute of Tech.) MW2015-197 ICD2015-120
Compact harmonic tuning circuits for class-F amplifier are realized using composite right-/left-handed transmission line... [more] MW2015-197 ICD2015-120
pp.135-140
VLD 2016-03-01
16:15
Okinawa Okinawa Seinen Kaikan Noise reduction effect for input dependence of Zigzag Power Gating
Tadahiro Kanamoto, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2015-128
In Power Gating techniques to reduce leakage current, there is the technology called Zigzag Power Gating. Zigzag Power G... [more] VLD2015-128
pp.99-103
ICD, CPSY 2015-12-18
13:30
Kyoto Kyoto Institute of Technology Power optimization based on a simple power model for a micro-controller
Hayate Okuhara, Yu Fujita, Kuniaki Kitamori (Keio Univ.), Kimiyoshi Usami (Shibaura Institute of Tech.), Hideharu Amano (Keio Univ.) ICD2015-88 CPSY2015-101
 [more] ICD2015-88 CPSY2015-101
pp.93-98
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2015-12-02
16:20
Nagasaki Nagasaki Kinro Fukushi Kaikan Sleep Control Using Virtual Ground Voltage Detection For Fine-Grain Power Gating
Masaru Kudo, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2015-57 DC2015-53
This paper describes a sleep control technique using leakage monitor circuit to implement Fine-Grain Power Gating (FGPG)... [more] VLD2015-57 DC2015-53
pp.129-134
MW 2013-11-21
14:00
Kagoshima Kagoshima Prefectural Culture Center Application of Unbalanced Composite Right/Left-Handed Transmission Line to Compact High-Q Stub Resonators
Kyosuke Mukaida, Kei Takata, Kengo Saito, Shinichi Tanaka (Shibaura Institute of Tech.) MW2013-137
A composite right/left-handed transmission line stub resonator utilizing negative-order resonance mode as transmission z... [more] MW2013-137
pp.35-40
CPSY, VLD, RECONF, IPSJ-SLDM [detail] 2013-01-16
15:00
Kanagawa   Automatic generation of the Power-Switch Driver Circuit and evaluation in Power-gating design implementation
Makoto Miyauchi, Masaru Kudo, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2012-116 CPSY2012-65 RECONF2012-70
 [more] VLD2012-116 CPSY2012-65 RECONF2012-70
pp.51-56
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2012-11-28
13:50
Fukuoka Centennial Hall Kyushu University School of Medicine Control of Fine-Grain Power Gating by Detecting of the Virtual Ground Voltage
Masaru Kudo, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2012-98 DC2012-64
This paper describes fine-grain control to power gate function units using the charge up phenomenon of the virtual groun... [more] VLD2012-98 DC2012-64
pp.225-230
VLD 2012-03-07
13:20
Oita B-con Plaza Power reduction of memory circuit and DVFS technique in Dynamic Reconfigurable Processor
Yuki Hayakawa, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2011-138
This paper describes a DVFS technique to reduce energy dissipation of Dynamically Reconfigurable Processors(DRP). DRP’s ... [more] VLD2011-138
pp.109-114
VLD 2012-03-07
15:15
Oita B-con Plaza Power-Switch Drive-circuit generation for Ground-Bounce reduction using the Genetic-Programming
Makoto Miyauchi, Masaru Kudo, Yuya Ohta, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2011-142
Ground Bounce noise is a serious problem Power Gating technology. In this research, as compared with the Daisy Chain whi... [more] VLD2011-142
pp.133-138
VLD 2012-03-07
16:05
Oita B-con Plaza Leakage Energy Reduction of Sub-Threshold Circuits by Body Bias Control for Power Switch
Ryo Mitsuhashi, Masaru Kudo, Yuya Ohta, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2011-144
Power Gating (PG) is one of the technologies for reducing leakage energy. The effectiveness of leakage energy reduction ... [more] VLD2011-144
pp.145-150
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-30
11:20
Miyazaki NewWelCity Miyazaki Power-Gating Circuit Scheme for Transient-Glitch Energy Reduction
Yuya Ohta, Masaru Kudo, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2011-90 DC2011-66
In fine-grain power gating which performs cell-by-cell power gating (PG) , energy overhead consumed at sleep-in and slee... [more] VLD2011-90 DC2011-66
pp.221-226
AN, USN, SR, RCS
(Joint)
2010-10-29
11:00
Osaka Osaka University A Study on Installation, Operation and Wireless Multi-hop Backbone Performance Evaluation of NerveNet
Yasunori Owada, Masugi Inoue, Masaaki Ohnishi (NICT), Hiroaki Morino (Shibaura Shibaura Institute of Tech.), Tohru Sanefuji (NSC) AN2010-38
A new generation network should be an infrastructure that can provide a variety of context-awaere of services with the u... [more] AN2010-38
pp.85-90
VLD 2010-03-11
13:55
Okinawa   Implementation Scheme for Power Gating and its Influence to Energy Reduction
Yuya Ohta, Satoshi Koyama, Tatsunori Hashida, Tetsuya Muto, Tatsuya Yamamoto, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2009-113
 [more] VLD2009-113
pp.85-90
 Results 1 - 20 of 27  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan