IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 10 of 10  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
HWS, VLD [detail] 2021-03-03
Online Online [Memorial Lecture] Mode-wise Voltage-scalable Design with Activation-aware Slack Assignment for Energy Minimization
TaiYu Cheng (Osaka Univ.), Yutaka Masuda (Nagoya Univ.), Jun Nagayama, Yoichi Momiyama (Socionext Inc.), Jun Chen, Masanori Hashimoto (Osaka Univ.) VLD2020-72 HWS2020-47
This paper proposes a design optimization methodology that can achieve a mode-wise voltage scalable (MWVS) design with a... [more] VLD2020-72 HWS2020-47
DC, CPSY, IPSJ-ARC [detail] 2019-06-11
Kagoshima National Park Resort Ibusuki CPSY2019-8 DC2019-8  [more] CPSY2019-8 DC2019-8
RECONF 2018-05-25
Tokyo GATE CITY OHSAKI RECONF2018-5 (To be available after the conference date) [more] RECONF2018-5
VLD 2017-03-02
Okinawa Okinawa Seinen Kaikan [Invited Talk] IP Timing Constraints Promotion Challenges -- A method to automatically generate SoC Timing Constraints --
Tatsuya Nakae, Ichiro Shiihara (Socionext) VLD2016-116
It is common that recent SoC is integrated with more than 10 functional IPs which are not only in-house designs but also... [more] VLD2016-116
CAS, ICTSSL 2017-01-26
Tokyo Kikai-Shinko-Kaikan Bldg. Study of Jitter Generator with Digital Control for High-Speed I/O Interface Circuit
Yuki Ozawa, Haruo Kobayashi (Gunma Univ.), Ryoji Shiota (Socionext) CAS2016-91 ICTSSL2016-45
 [more] CAS2016-91 ICTSSL2016-45
CAS, NLP 2016-10-27
Tokyo   Self-Calibration and Trigger Circuit for 2-Step SAR TDC
Takashi Ida, Yuki Ozawa, Richen Jiang, Haruo Kobayashi (Gunma Univ.), Ryoji Shiota (socionext) CAS2016-48 NLP2016-74
This paper presents a 2-step successive-approximation-register time-to-digital converter (SAR TDC) architecture with its... [more] CAS2016-48 NLP2016-74
VLD 2016-03-01
Okinawa Okinawa Seinen Kaikan IP Design using High-Level Synthesis Design Flow
Masato Tatsuoka, Ken Imanishi, Hidenori Nakaishi, Takeshi Toyoyama (SNI) VLD2015-126
In this paper we will describe practical experiences about the use of high level synthesis technologies to achieve highe... [more] VLD2015-126
SDM 2016-01-22
Tokyo Sanjo Conference Hall, The University of Tokyo [Invited Talk] Re-think Stress migration phenomenon with Stress measurement in 12years
Hideya Matsuyama (Socionext), Takashi Suzuki, Tomoji Nakamura (FJ Lab), Motoki Shiozu, Hideo Ehara (MIFS) SDM2015-109
 [more] SDM2015-109
SDM 2015-11-05
Tokyo Kikai-Shinko-Kaikan Bldg. Impact of Deep P-Well Structure on Single Event Latchup in Bulk CMOS
Takashi Kato, Hideya Matsuyama (SNI) SDM2015-85
 [more] SDM2015-85
ICD, IE, VLD, IPSJ-SLDM [detail] 2015-10-27
Miyagi   [Invited Talk] High-level Video Analytics PC Subsystem -- Computer Vision Engine and Heterogeneous Multi-core SoC --
Yukihiro Sasagawa (Socionext) VLD2015-37 ICD2015-50 IE2015-72
 [more] VLD2015-37 ICD2015-50 IE2015-72
 Results 1 - 10 of 10  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan