IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SIP, CAS, VLD, MSS 2021-07-05
13:30		 Online Online [Panel Discussion] [Panel Discussion] The Role of System and Signal Processing Subsociety -- Challenge to IoT (Internet of Things) issues --
Hideaki Okazaki (SIT), Hiroki Sato (SONY), Kazutoshi Kobayashi (KIT), Atsuo Ozaki (OIT), Kazunori Hayashi (KU), Toshihisa Tanaka (TUAT) CAS2021-4 VLD2021-4 SIP2021-14 MSS2021-4		 The four technical committees (TCs) of Systems and Signal Processing sub-society, i.e., TCs of Circuits
and Systems (CA... [more]		 CAS2021-4 VLD2021-4 SIP2021-14 MSS2021-4
pp.16-18
ICD, SDM, ITE-IST [detail] 2016-08-01
15:25		 Osaka Central Electric Club [Invited Lecture] A 0.7V 1.5-to-2.3mW GNSS Receiver with 2.5-to-3.8dB NF in 28nm FD-SOI
Ken Yamamoto, Kenichi Nakano, Gaku Hidai, Yuya Kondo, Hitoshi Tomiyama, Hideyuki Takano, Fumitaka Kondo, Yusuke Shinohe, Hidenori Takeuchi, Nobuhisa Ozawa (SSS), Shingo Harada, Shinichiro Eto, Mari Kishikawa, Daisuke Ide, Hiroyasu Tagami (Sony LSI Design) SDM2016-52 ICD2016-20		  [more] SDM2016-52 ICD2016-20
pp.45-48
WBS, IT, ISEC 2009-03-10
14:15		 Hokkaido Hakodate Mirai Univ. Hardware Implementations of the Cryptographic Hash Function Familiy AURORA
Toru Akishita (Sony), Tadaoki Yamamoto, Hiroyuki Abe (Sony LSI Design) IT2008-88 ISEC2008-146 WBS2008-101		 This paper presents optimization techniques and evaluation results in hardware implementations of the hash function fami... [more] IT2008-88 ISEC2008-146 WBS2008-101
pp.287-294
MBE 2007-01-26
14:20		 Kagoshima Kagoshima-Shichoson-Jichi-Kaikan Bldg. A Study of noise reduction of CMOS image sensor uisng CNN
Hiroaki Murakami (Waseda Univ.), Nobuo Nakamura (SLSI), Toshihiro Nishimura (Waseda Univ.) 		It is well known major of two noise which are generated by CMOS Image Senor, Fixed Pattern Noise and Random Noise. In th... [more] MBE2006-108
pp.49-52
ICD 2006-05-25
11:00		 Hyogo Kobe University 1/1.8” 6.4M pixel 60frame/s CMOS Image Sensor
Masaru Kikuchi, Satoshi Yoshihara (Sony), Ken Koseki (Sony LSI Design), Yoshiharu Ito, Yoshiaki Inada, Souichiro Kuramochi, Hayato Wakabayashi, Masafumi Okano (Sony), Hiromi Kuriyama, Junichi Inutsuka, Akari Tajima (Sony LSI Design), Tadashi Nakajima, Yoshiharu Kudo, Fumihiko Koga, Tetsuo Nomoto (Sony) 		 [more] ICD2006-23
pp.7-11
ICD 2006-05-26
11:30		 Hyogo Kobe University A 30mW 12b 50MS/s Subranging ADC with a High-Gain Offset-Canceling Positive-Feedback Amplifier in 90nm Digital CMOS.
Yasuhide Shimizu, Shigemitsu Murayama, Kohhei Kudoh, Hiroaki Yatsuda, Akihede Ogawa (Sony LSI) 		 [more] ICD2006-32
pp.61-64
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan