IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 17 of 17  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RECONF, VLD 2024-01-30
14:25
Kanagawa AIRBIC Meeting Room 1-4
(Primary: On-site, Secondary: Online)
Exploration of Acceleration of FPGA-based Linear Equation Solver using Approximate Division in Electronic Circuit Simulator
Naoki Kakine, Shuto Yuya, Tetsuo Hironaka, Atsushi Kubota (HCU) VLD2023-96 RECONF2023-99
(To be available after the conference date) [more] VLD2023-96 RECONF2023-99
pp.93-98
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-16
13:45
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
A Proposal for Acceleration of FPGA-based Linear Equation Solver using Speculative Execution System
Naoki Kakine, Shuto Yuya, Atsushi Kubota, Tetsuo Hironaka (HCU) VLD2023-53 ICD2023-61 DC2023-60 RECONF2023-56
(To be available after the conference date) [more] VLD2023-53 ICD2023-61 DC2023-60 RECONF2023-56
pp.119-124
IPSJ-SLDM, RECONF, VLD [detail] 2023-01-23
11:20
Kanagawa Raiosha, Hiyoshi Campus, Keio University
(Primary: On-site, Secondary: Online)
Initial Evaluation of FPGA Logic Element Placement Method Using Feature Extraction with Autoencoder
Junpei Sanuki, Ibuki Watanabe, Atsushi Kubota, Tetsuo Hironaka (HCU) VLD2022-58 RECONF2022-81
The SA method is widely used as a logic device placement method for FPGAs. We have introduced neural networks to the pla... [more] VLD2022-58 RECONF2022-81
pp.13-18
RECONF, VLD, CPSY, IPSJ-ARC, IPSJ-SLDM [detail] 2022-01-25
16:00
Online Online Design of a Quadruple Precision Floating-Point Arithmetic Unit for FPGAs and its Evaluation by Conjugate Gradient Method
Naoki Kakine, Atsushi Kubota, Tetsuo Hironaka (Hiroshima City Univ) VLD2021-73 CPSY2021-42 RECONF2021-81
(To be available after the conference date) [more] VLD2021-73 CPSY2021-42 RECONF2021-81
pp.138-142
RECONF 2021-06-09
14:35
Online Online Size-independent high-speed FPGA implementation of Gaussian-Jordan method using recursive function calls with C++ templates
Yuuki Katsusaka, Atsushi Kubota, Tetsuo Hironaka (Hiroshima City Univ.)
 [more]
RECONF 2019-09-19
14:40
Fukuoka KITAKYUSHU Convention Center Study of logic element placement algorithm with cost function by neural network
Tokio Kamada, Atsushi Kubota, Kazuya Tanigawa, Tetsuo Hironaka (Hiroshima City Univ.) RECONF2019-23
(To be available after the conference date) [more] RECONF2019-23
pp.13-18
RECONF 2019-05-09
13:25
Tokyo Tokyo Tech Front RECONF2019-3 (To be available after the conference date) [more] RECONF2019-3
pp.11-16
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2018-12-06
09:25
Hiroshima Satellite Campus Hiroshima Quality determination of logic element placement using deep learning in fine grain reconfigurable device MPLD
Hidehito Fujiishi, Tokio Kamada, Tetsuo Hironaka, Kazuya Tanigawa, Atsushi Kubota (Hiroshima city Univ.) VLD2018-48 DC2018-34
In CAD for MPLD which is a type of fine grain reconfigurable PLD, the SA method is used as a place-ment method for logic... [more] VLD2018-48 DC2018-34
pp.71-76
RECONF 2018-09-17
16:00
Fukuoka LINE Fukuoka Cafe Space
Kazuki Hiramoto, Akira Kojima, Atsushi Kubota, Tetsuo Hironaka (Hiroshima City Univ.), Satoshi Nakamura, Masato Andoh (ZUKEN Inc.) RECONF2018-24
(To be available after the conference date) [more] RECONF2018-24
pp.29-34
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2018-03-07
14:35
Shimane Okinoshima Bunka-Kaikan Bldg.
Daichi Ishizaki, Yoshiki Ebisuhama, Atsushi Kubota, Kazuya Tanigawa, Tetsuo Hironaka (Hiroshima City Univ.) CPSY2017-134 DC2017-90
(To be available after the conference date) [more] CPSY2017-134 DC2017-90
pp.83-88
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2018-03-07
16:10
Shimane Okinoshima Bunka-Kaikan Bldg. Optimization of Memory Accesses of Large Scale Graph Analysis Using Multiport and Multibank Memory
Keigo Teramoto, Atsushi Kubota, Tetsuo Hironaka (Hiroshima City Univ.) CPSY2017-136 DC2017-92
Recently, large scale graph analysis is getting important in the development of the Web and social networks. And in the ... [more] CPSY2017-136 DC2017-92
pp.101-106
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2017-11-07
10:30
Kumamoto Kumamoto-Kenminkouryukan Parea RECONF2017-43 (To be available after the conference date) [more] RECONF2017-43
pp.37-42
RECONF, CPSY, DC, IPSJ-ARC
(Joint) [detail]
2017-05-23
10:35
Hokkaido Noboribetsu-Onsen Dai-ichi-Takimoto-Kan RECONF2017-15 (To be available after the conference date) [more] RECONF2017-15
pp.75-80
RECONF, CPSY, DC, IPSJ-ARC
(Joint) [detail]
2017-05-23
11:50
Hokkaido Noboribetsu-Onsen Dai-ichi-Takimoto-Kan RECONF2017-18 (To be available after the conference date) [more] RECONF2017-18
pp.93-98
CPSY, IPSJ-ARC 2016-10-06
10:00
Chiba Makuhari-messe [Poster Presentation]
Keigo Teramoto, Yoshiki Ebisuhama, Atsushi Kubota, Kazuya Tanigawa, Tetsuo Hironaka (Hiroshima City Univ.) CPSY2016-44
(To be available after the conference date) [more] CPSY2016-44
pp.11-12
ICM 2014-07-11
11:00
Iwate Aiina Iwate Measuring response time in thin client environment
Atsushi Kubota, Yuji Nomura (FUJITSU LAB.) ICM2014-14
When measuring response time on thin client environment, associating drawing process and a corresponding user operation ... [more] ICM2014-14
pp.29-34
RECONF, CPSY, VLD, DC, IPSJ-SLDM, IPSJ-ARC
(Joint) [detail]
2006-11-28
09:50
Fukuoka Kitakyushu International Conference Center TBD
Soichi Shigeta, Nobuyuki Imamura, Haruyasu Ueda, Hiromichi Kohashi, Miho Murata, Taketoshi Yoshida, Atsushi Kubota, Akira Yasuzato, Yoshimasa Kadooka (Fujitsu Labs. LTD.)
 [more] CPSY2006-36
pp.13-18
 Results 1 - 17 of 17  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan