IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
PRMU 2017-10-13
10:40		 Kumamoto   Multiple Alternative COALA Clusterings
Daiki Yamazaki, Mineichi Kudo (Hokkaido Univ.) PRMU2017-86		 COALA, which is based on a hierarchical clustering, is a methodology to explore the 2nd clustering result which is diffe... [more] PRMU2017-86
pp.133-138
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2016-03-25
10:45		 Nagasaki Fukue Bunka Hall/Rodou Fukushi Center Design of NoC Router with Virtual Channel for Priority Inversion Problem
Shuhei Otsuki (Keio Univ.), Daiki Yamazaki (Sony), Nobuyuki Yamasaki (Keio Univ.) CPSY2015-150 DC2015-104		  [more] CPSY2015-150 DC2015-104
pp.175-180
RECONF, CPSY, VLD, IPSJ-SLDM [detail] 2015-01-29
09:55		 Kanagawa Hiyoshi Campus, Keio University NoC Architecture with Priority-based Packet Overtaking and Resource Control
Shuhei Otsuki, Keigo Mizotani, Masayoshi Takasu (Keio Univ.), Daiki Yamazaki (Sony), Nobuyuki Yamasaki (Keio Univ.) VLD2014-117 CPSY2014-126 RECONF2014-50		 With the recent advances in semiconductor technology, many transistors have been integrated into a single chip and Chip-... [more] VLD2014-117 CPSY2014-126 RECONF2014-50
pp.25-30
CPSY, VLD, RECONF, IPSJ-SLDM [detail] 2013-01-17
09:35		 Kanagawa   Design and Implementation of Prioritized On-chip Network with Priority Inversion Avoidance
Takumi Ishida, Daiki Yamazaki, Masakazu Taniguchi, Kazutoshi Suito, Hiroki Matsutani, Nobuyuki Yamasaki (Keio Univ.) VLD2012-124 CPSY2012-73 RECONF2012-78		  [more] VLD2012-124 CPSY2012-73 RECONF2012-78
pp.99-104
VLD, CPSY, RECONF, IPSJ-SLDM [detail] 2012-01-25
15:45		 Kanagawa Hiyoshi Campus, Keio University A bandwidth control scheme based on a traffic analysis for an on-chip router
Daiki Yamazaki, Hiroki Matsutani, Nobuyuki Yamasaki (Keio Univ.) VLD2011-101 CPSY2011-64 RECONF2011-60		 Recent advances in embedded applications have demanded multi-core processors for embedded systems, and Network-on-Chip (... [more] VLD2011-101 CPSY2011-64 RECONF2011-60
pp.61-66
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan