IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 11 of 11  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SCE 2023-08-08
15:15
Kanagawa Yokohama National Univ.
(Primary: On-site, Secondary: Online)
Design and Implementation of Neuron Circuit Using Adiabatic Quantum-Flux-Parametron Logic
Tomoharu Yamauchi, Hao San (Tokyo City Univ.), Naoki Takeuchi (AIST/Yokohama National Univ.), Nobuyuki Yoshikawa (Yokohama National Univ.), Olivia Chen (Tokyo City Univ.) SCE2023-11
Adiabatic quantum-flux-parametron (AQFP) logic is a promising technology for future energy-efficient,high performance in... [more] SCE2023-11
pp.53-57
SCE 2023-01-20
13:45
Tokyo Kikai-Shinko-Kaikan Bldg.
(Primary: On-site, Secondary: Online)
Design and Implementation of Power Consumption Reduction Binary Neural Networks Using Adiabatic Quantum-Flux-Parametron Logic
Tomoharu Yamauchi, Hao San (Tokyo City Univ.), Nobuyuki Yoshikawa (Yokohama National Univ.), Olivia Chen (Tokyo City Univ.) SCE2022-14
Adiabatic quantum-flux-parametron (AQFP) logic is a promising technology for future energy-efficient,high performance in... [more] SCE2022-14
pp.6-11
ICD, CPSY, CAS 2017-12-15
11:00
Okinawa Art Hotel Ishigakijima A Noise Coupled ΔΣAD Modulator Using SAR Quantizer with Quantization Noise Feedback
Chunhui Pan, Hao San (TCU) CAS2017-105 ICD2017-93 CPSY2017-102
A ∆ΣAD modulator with passive adder embedded quantization noise feedback (QNF) SAR quantizer is proposed in this paper. ... [more] CAS2017-105 ICD2017-93 CPSY2017-102
pp.165-170
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2017-11-07
10:30
Kumamoto Kumamoto-Kenminkouryukan Parea Area Reduction of Digital Circuit Part in Analog-to-Digital Converter Based on β-Expansion by Eliminating Look-Up Table
Yuji Shindo, Kenshu Seto, Hao San (TCU) VLD2017-44 DC2017-50
We propose an area reduction method of digital circuit part in analog-to-digital converter (ADC) based on β-expansion. T... [more] VLD2017-44 DC2017-50
pp.101-104
EST 2017-05-19
10:35
Tokyo Tohoku University Tokyo Branch Analysis of High-frequency Signal Loss for Interconnecting Pads on the Si Substrate
Yoshito Kato, Daichi Ichikawa, Hao San, Tsugumichi Shibata (TCU) EST2017-1
The mechanism of the generation of high-frequency loss depending on the conductivity of Si substrate in the integrated c... [more] EST2017-1
pp.1-4
SIS 2016-03-10
13:20
Tokyo Tokyo City Univ. [Invited Talk] Beta-expansion based High Resolution Analog-to-Digital Converter with Relaxed Requirements on Analog Components
Hao San, Masao Hotta (Tokyo City Univ.), Tatsuji Matsuura (Tokyo Univ, Sci.) SIS2015-54
 [more] SIS2015-54
pp.37-42
CAS, NLP 2013-09-26
15:55
Gifu Satellite Campus, Gifu University [Invited Talk] Theoretical Analysis on Quantization Error of β-Encoder
Takaki Makino (Univ. of Tokyo), Yukiko Iwata (Meteorol. College), Yutaka Jitsumatsu (Kyushu Univ.), Masao Hotta, Hao San (Tokyo City Univ.), Kazuyuki Aihara (Univ. of Tokyo) CAS2013-43 NLP2013-55
Theoretical evaluation of last{the quantization} error of the $beta$-encoder, that is a non-binary analog-to-digital con... [more] CAS2013-43 NLP2013-55
pp.41-44
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-29
09:00
Miyazaki NewWelCity Miyazaki Implementation of the DTMF Signal Eliminate System by FPGA
Takuya Goto, Hao San, Masao Hotta (TCU), Yoshihiro Baba, Hirokatsu Saito, Toshiaki Koyahara (NAKAYO) RECONF2011-44
 [more] RECONF2011-44
pp.19-23
ICD 2009-12-15
14:20
Shizuoka Shizuoka University (Hamamatsu) Design of High Resolution Continuous-Time Bandpass Delta-Sigma AD Modulator
Haijun Lin, Atushi Motozawa (Gunma Univ.), Pascal Lo Re, Kunihiko Iizuka (Sharp Corp.), Haruo Kobayashi (Gunma Univ.), Hao San (Tokyo City Univ.), Nobukazu Takai (Gunma Univ.) ICD2009-99
This paper describes the design and analysis of a high-resolution continuous-time bandpass ΔΣAD modulator for RF samplin... [more] ICD2009-99
pp.127-132
ICD 2009-12-15
14:45
Shizuoka Shizuoka University (Hamamatsu) Sturdy-MASH-type ΔΣAD Modulator with Wide Dynamic Range
Takafumi Yamada, Hajime Konagaya (Gunma Univ), Hao San (Tokyo City Univ), Haruo Kobayashi (Gunma Univ) ICD2009-100
This paper proposes a novel multi-stage noise shaping (MASH) architecture of ΔΣAD modulator which is robust against quan... [more] ICD2009-100
pp.133-137
ICD 2009-12-15
15:10
Shizuoka Shizuoka University (Hamamatsu) Non-binary SAR ADC with Digital Compensation of Comparator Offset Effect
Tomohiko Ogawa (Gunma Univ), Tatsuji Mtsuura (Renesas), Haruo Kobayashi, Nobukazu Takai (Gunma Univ), Masao Hotta, Hao San (Tokyo City Univ) ICD2009-101
This paper describes techniques for creating a low-power SAR ADC with an error-correcting non-binary successive approxim... [more] ICD2009-101
pp.139-144
 Results 1 - 11 of 11  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan