IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 40  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
SeMI 2021-01-21
13:20
Online Online A Vehicle Position Estimation Method for Highway Merging Support Using Vehicle-to-Infrastructure Communications
Shunya Yamada, Yousuke Watanabe (Nagoya Univ.), Tatsuya Tokui (NTT DATA MSE), Kenya Sato (Doshisha Univ.), Hiroaki Takada (Nagoya Univ.) SeMI2020-51
Accurate vehicle position and velocity information are necessary in managing merging at a highway junction, but existing... [more] SeMI2020-51
pp.45-50
DC, SS 2018-10-05
10:00
Aichi Inuyama City Kokusai-Kanko Center Freud Supporting the Generation of State Transition Models in a Requirements Specification Document for an Embedded System
Naru Nakamura, Ryota Yamamoto, Norihiro Yoshida, Hiroaki Takada (Nagoya Univ.) SS2018-22 DC2018-23
Generally, it is difficult for developers to find all insufficient or inconsistent descriptions in a requirement specifi... [more] SS2018-22 DC2018-23
pp.25-30
IBISML 2018-03-06
10:25
Fukuoka Nishijin Plaza, Kyushu University Using local minima to accelerate Krawczyk-Hansen global optimization
Hiroaki Takada (Univ. of Tokyo), Kazuki Yoshizoe (RIKEN), Daisuke Ishii (Univ. of Fukui), Koji Tsuda (Univ. of Tokyo) IBISML2017-99
Krawczyk-Hansen algorithm employs interval calculus and branch-and-bound search to solve a global optimization problem w... [more] IBISML2017-99
pp.63-70
SS, DC 2017-10-19
17:35
Kochi Kochi City Culture-plaza CUL-PORT An Empirical Study of Correction Candidates in a Requirements Specification Document for an Embbeded System
Ryota Yamamoto, Norihiro Yoshida, Hiroaki Takada (Nagoya Univ.) SS2017-29 DC2017-28
Software developers tend to write incorrect/ambiguous expressions in a document. Incorrect/ambiguous expressions often c... [more] SS2017-29 DC2017-28
pp.49-54
SS, KBSE, IPSJ-SE [detail] 2017-07-20
15:25
Hokkaido   On the Extraction of State Transition Tables from an Embedded Software System and Analysis Support
Ryota Yamamoto, Norihiro Yoshida (Nagoya Univ.), Nao Aoki (JASA), Hiroaki Takada (Nagoya Univ.) SS2017-16 KBSE2017-16
It is hard to understand legacy code for an embedded software system. It leads much cost for maintaining and reusing the... [more] SS2017-16 KBSE2017-16
pp.133-138
KBSE, SS, IPSJ-SE [detail] 2016-07-13
10:50
Hokkaido   Extracting State Transition Tables from an Embedded Software System
Ryota Yamamoto, Norihiro Yoshida (Nagoya Univ.), Akihiko Takeda (JASA), Nobuyuki Tachi, Hiroaki Takada (Nagoya Univ.) SS2016-3 KBSE2016-9
It is hard to understand legacy code for an embedded software system. It leads much cost for maintaining and reusing the... [more] SS2016-3 KBSE2016-9
pp.13-18
ET 2016-06-11
13:50
Aichi Nagoya Institute of Technology Developing Educational Embbededd Programming Material Through Academia-Industry Collaboration
Ryota Morisaki (Okayama Prefectural Univ.), Norihiro Yoshida (Nagoya Univ.), Sousuke Amasaki (Okayama Prefectural Univ.), Yoshifumi Karube (Afrel), Hiroaki Takada (Nagoya Univ.) ET2016-14
 [more] ET2016-14
pp.37-40
ITS, IEE-ITS 2016-03-10
13:40
Kyoto Kyoto Univ. A Proposal of Vehicle Tracking Framework for Infrastructure Cameras toward the Development of Road-Traffic Dynamic Map
Yuto Hirashima, Yosuke Watanabe, Kentaro takaki, Hiroaki Takada (Nagoya Univ.) ITS2015-92
Today, vehicles and road infrastructures become highly functional because of development of sensor technologies and wire... [more] ITS2015-92
pp.47-52
RCC, ITS, WBS 2015-12-18
15:40
Okinawa Okinawa Industry Support Center Developing an Evaluation Environment for Dynamic Maps and Cooperated Driving Assist Systems
Takaki Kentaro, Yosuke Watanabe (Nagoya Univ.), Kenya Sato (Doshisha Univ.), Shigeharu Teshima, Hiroaki Takada (Nagoya Univ.) WBS2015-80 ITS2015-52 RCC2015-82
Intelligent Transport Systems (ITS) and autonomous driving systems have been studied. To make these systems more advance... [more] WBS2015-80 ITS2015-52 RCC2015-82
pp.233-238
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2015-12-03
13:45
Nagasaki Nagasaki Kinro Fukushi Kaikan Fast and Accurate Estimation of Execution Cycles for ARM Architecture
Go Sato, Yuki Ando, Hiroaki Takada, Shinya Honda, Yutaka Matsubara (Nagoya Univ) VLD2015-73 DC2015-69
(To be available after the conference date) [more] VLD2015-73 DC2015-69
pp.231-236
ICD, IPSJ-ARC 2014-03-07
13:00
Aichi   [Invited Talk] Current trends and future directions of automotive embedded systems
Hiroaki Takada (Nagoya Univ.)
 [more]
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2013-11-28
08:55
Kagoshima   System-level design method considering the interrupt processing
Yuki Ando, Yukihito Ishida, Shinya Honda, Hiroaki Takada, Masato Edahiro (Nagoya Univ.) VLD2013-77 DC2013-43
We propose a system level design methodology for control systems that have both input and output by abstraction of inter... [more] VLD2013-77 DC2013-43
pp.119-124
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2013-11-28
10:25
Kagoshima   Automatic synthesis of the inter-processor communication implimentation for hetero multiprocessor systems
Yukihito Ishida, Yuki Ando, Shinya Honda, Hiroaki Takada, Masato Edahiro (Nagoya Univ.) RECONF2013-50
This paper introduces an automatic synthesis technique of inter-processor communication for System-on-chip with heteroge... [more] RECONF2013-50
pp.63-68
CPSY, VLD, RECONF, IPSJ-SLDM [detail] 2013-01-17
13:25
Kanagawa   A Channel-based Communication/Synchronization Model for SW-HW Multitasking on Dynamically Partially Reconfigurable FPGAs
Krzysztof Jozwik, Shinya Honda, Masato Edahiro (Nagoya Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroaki Takada (Nagoya Univ.) VLD2012-130 CPSY2012-79 RECONF2012-84
Dynamically Partially Reconfigurable (DPR) FPGAs allow for implementation of a concept of SW-HW multitasking where flow ... [more] VLD2012-130 CPSY2012-79 RECONF2012-84
pp.135-140
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2012-11-26
10:30
Fukuoka Centennial Hall Kyushu University School of Medicine Automated Identification of Performance Bottleneck on Embedded Systems for Architecture Exploration
Yuki Ando (Nagoya Univ.), Seiya Shibata (NEC), Shinya Honda (Nagoya Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroaki Takada (Nagoya Univ.) VLD2012-62 DC2012-28
This paper presents a method to identify performance bottleneck on an embedded systems. At the same time, our method exp... [more] VLD2012-62 DC2012-28
pp.19-24
WBS 2012-07-26
11:30
Aichi Nagoya Univ. [Invited Talk] TBD
Hiroaki Takada (Nagoya Univ.)
 [more]
RECONF 2012-05-29
16:45
Okinawa Tiruru (Naha Okinawa, Japan) Implementation and evaluation of the AES/ADPCM on STP and FPGA with Behavioral Synthesis
Yukihito Ishida, Seiya Shibata, Yuki Ando, Shinya Honda, Hiroaki Takada, Masato Edahiro (Nagoya Univ) RECONF2012-14
Reconfigurable techniques are attracting attention as an alternative to dedicated hardware of SoC.
We have evaluated FP... [more]
RECONF2012-14
pp.77-82
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-28
11:20
Miyazaki NewWelCity Miyazaki An Interrupt Service Handler in Hardware for Ultra-Low Latency Response
Naotaka Maruyama (Kernelon Silicon), Tohru Ishihara (Kyoto Univ.), Hiroaki Takada (Nagoya Univ.), Hiroto Yasuura (Kyushu Univ.) VLD2011-57 DC2011-33
This paper proposes an interrupt processing in hardware for achieving ultra-low interrupt latency. Several types of mach... [more] VLD2011-57 DC2011-33
pp.31-36
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-29
09:00
Miyazaki NewWelCity Miyazaki Synthesis of efficient data fetch mechanism from the high level communication description
Masato Minato, Yuki Ando, Seiya Shibata (Nagoya Univ.), Tomoo Kinoshita (Soliton Systems), Shinya Honda, Hiroaki Takada (Nagoya Univ.) VLD2011-67 DC2011-43
This paper presents efficient data fetch mechanism for the FIFO-based implementation generated by SystemBuilder, a syste... [more] VLD2011-67 DC2011-43
pp.91-96
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-29
09:25
Miyazaki NewWelCity Miyazaki A Runtime Mechanism for Managing of the Scratch-Pad Memory within Real-Time Operating Systems
Hideki Takase, Hiroaki Takada (Nagoya Univ.) VLD2011-68 DC2011-44
The scratch-pad memory is a suitable on-chip memory for the embedded system in terms of its real-time predictability and... [more] VLD2011-68 DC2011-44
pp.97-102
 Results 1 - 20 of 40  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan