IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
NC, MBE
(Joint)
2021-03-03
14:55
Online Online Identification of information propagation pathways in the brain that contribute to the realization of mindfulness state by the maximum-flow problem
Haruka Nakamura, Yoshimasa Tawatsuji, Tatsunori Matsui (Waseda Univ.), Makoto Nakamura, Koichi Kimura, Hisanori Fujisawa (FUJITSU LABORATORIES LTD.) NC2020-50
We aim to identify the brain regions that are important for the realization of the mindfulness state, formulating the pr... [more] NC2020-50
pp.41-46
NC, NLP
(Joint)
2021-01-22
10:30
Online Online Formulation of Mindfulness states as a network optimization problem and an attempt to identify key brain regions using Digital Annealer
Haruka Nakamura, Yoshimasa Tawatsuji, Tatsunori Matsui (Waseda Univ.), Makoto Nakamura, Koichi Kimura, Hisanori Fujisawa (Fujitsu Labs) NC2020-37
While many brain regions have been suggested to be involved in mindfulness, the mechanism of information propagation in ... [more] NC2020-37
pp.29-33
CAS 2012-01-19
16:15
Fukuoka Kyushu Univ. [Invited Talk] Control Techniques of Power Supply Voltage for Low Power LSI
Ken-ichi Kawasaki, Hiroshi Okano, Hisanori Fujisawa, Atsuki Inoue (Fujitsu Lab.) CAS2011-99
It is effective means that power supply voltage is lowered or turned off depending on system usage for suppressing power... [more] CAS2011-99
pp.77-81
CAS 2010-01-28
15:25
Kyoto Kyoudai-Kaikan Bldg. Suppression of Power-supply-voltage Fluctuation on System LSIs using Power Gating technique
Ken-ichi Kawasaki, Koichi Nakayama, Satoshi Tanabe, Hisanori Fujisawa (Fujitsu Lab.) CAS2009-69
A power gating technique minimizing the area overhead of power switches was developed for low power SOCs.
The amount of... [more]
CAS2009-69
pp.31-36
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2009-12-02
11:00
Kochi Kochi City Culture-Plaza A WiMAX Turbo Decoder with Tailbiting BIP Architecture
Hiroaki Arai, Naoto Miyamoto, Koji Kotani (Tohoku Univ.), Hisanori Fujisawa (Fujitsu Laboratories Ltd.), Takashi Ito (Tohoku Univ.) CPM2009-136 ICD2009-65
In this paper, a tailbiting block-interleaved pipelining (BIP) architecture is proposed for high-throughput and energy e... [more] CPM2009-136 ICD2009-65
pp.13-18
ICD, ITE-CE 2006-12-14
14:40
Hiroshima   Processing Platform Chip for Software Defined Radio with Dynamic Reconfigurable Logic Cores
Hisanori Fujisawa, Miyoshi Saito, Yuki Sakai, Seiichi Nishijima, Naoki Odate, Iwao Sugiyama, Yoshio Hirose, Hideki Yoshizawa (Fujitsu Lab.)
 [more] ICD2006-152
pp.49-54
RECONF 2005-09-16
13:00
Hiroshima   Cluster architecture for reconfigurable signal processing engine for wireless communications
Miyoshi Saito, Hisanori Fujisawa (Fujitsu Ltd.), Nobuo Ujiie (FLT), Hideki Yoshizawa (Fujitsu Ltd.)
 [more] RECONF2005-47
pp.37-42
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan