IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SDM 2014-01-29
13:30		 Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] Variable Nonvolatile Memory Arrays for Adaptive Computing Systems
Hiroki Noguchi, Susumu Takeda, Kumiko Nomura, Keiko Abe, Kazutaka Ikegami, Eiji Kitagawa, Naoharu Shimomura, Junichi Ito, Shinobu Fujita (Toshiba) SDM2013-141		  [more] SDM2013-141
p.29
MRIS, ITE-MMS 2013-07-12
16:35		 Tokyo Chuo Univ. Progress on STT MTJ writing Technology and the Effect on Normally-off Computing Systems
Junichi Ito, Hiroaki Yoda, Shinobu Fujita, Naoharu Shimomura, Eiji Kitagawa, Keiko Abe, Kumiko Nomura, Hiroki Noguchi (Toshiba) MR2013-13		 We propose a new processor using STT-MRAMs as cache memories. It enables “Normally-off computing”, where the processor i... [more] MR2013-13
pp.37-41
ICD 2013-04-11
15:30		 Ibaraki Advanced Industrial Science and Technology (AIST) [Invited Talk] Novel Vertical Magnetization STT-MRAM Technologies for Reducing Power of High Performance Mobile Processors
Shinobu Fujita, Keiko Abe, Hiroki Noguchi, Kumiko Nomura, Eiji Kitagawa, Naoharu Shimomura, Junichi Ito, Hiroaki Yoda (Toshiba) ICD2013-8		  [more] ICD2013-8
pp.39-40
ICD, IPSJ-ARC 2012-01-19
14:20		 Tokyo   [Invited Talk] Issues and Prospects of Nonvolatile Memories for Realizing Normally-Off Processors -- How to solve the issues "Dilemma of Nonvolatile Logics --
Shinobu Fujita, Keiko Abe, Kumiko Nomura, Hiroaki Yoda (Toshiba) ICD2011-137		  [more] ICD2011-137
pp.27-31
ICD, IPSJ-ARC 2011-01-21
10:30		 Kanagawa Keio University (Hiyoshi Campus) Performance Analysis of 3D-IC for Multi-Core Processors in sub-65m CMOS technologies
Kumiko Nomura, Keiko Abe, Shinobu Fujita, Yasuhiko Kurosawa, Atsushi Kageshima (Toshiba) 		 [more] ICD2010-134
pp.45-50
CAS 2006-01-11
14:25		 Miyazaki   On the Three-Dimensional Orthogonal Drawing of Series-Parallel Graphs
Satoshi Tayu, Kumiko Nomura, Shuichi Ueno (Tokyo Inst. of Tech.) 		It has been known that every $6$-graph has
a $3$-bend $3$-D orthogonal drawing, while it has been
open whether every... [more]		 CAS2005-71
pp.7-12
MSS, CAS 2005-11-10
15:50		 Yamaguchi Yamaguchi University On the Two-Dimensional Orthogonal Drawing of Series-Parallel Graphs
Satoshi Tayu, Kumiko Nomura, Shuichi Ueno (Tokyo Inst. of Tech.) 		It has been known that every planar $4$-graph has a $2$-bend $2$-D orthogonal drawing with the only exception of octahed... [more] CAS2005-58 CST2005-27
pp.51-56
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan