IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 4 of 4  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
IA, IPSJ-IOT, SITE [detail] 2015-03-06
11:15
Fukushima   Network Disaster Drill of Kochi Academic Information Network
Masahiro Fukumoto, Yutaka Kikuchi (Kochi Tech of Univ), Kenji Okamura, Masahiko Toyonaga, Koji Sassa, Masato Sasaki (Kochi Univ.), Kazumasa Imai (Kochi National College of Tech.), Satoru Yamada, Kenji Isshiki, Hiroshi Kazama, Shinichi Nawa (Univ. of Kochi), Takashi Takabatake (Kochi Gakuen College) SITE2014-75 IA2014-107
The Kochi Academic Information Network (KAIN) was built as a disaster-resistant stable network connects universities and... [more] SITE2014-75 IA2014-107
pp.179-182
NS, IN
(Joint)
2015-03-02
09:30
Okinawa Okinawa Convention Center Network Evaluation Studies with Injection of Artificial Failures
Yutaka Kikuchi, Masahiro Fukumoto (Kochi Univ. of Tech.), Masahiko Toyonaga, Masato Sasaki (Kochi Univ.), Kazumasa Imai (Kochi CT), Satoru Yamada, Hiroshi Kazama, Kenji Isshiki, Shin'ichi Nawa, Takashi Takabatake (Univ. of Kochi), Kenji Okamura (Kochi Univ.) IN2014-126
It is perfectly unawarable to verify the resiliency of networks and the operation of them when disasters or failures wil... [more] IN2014-126
pp.31-36
IPSJ-SLDM, VLD, CPSY, RECONF [detail] 2010-01-27
14:55
Kanagawa Keio Univ (Hiyoshi Campus) An Estimation Method of Delay Time Variation by Crosstalk in Logic Circuit Level
Masayuki Kobayashi, Wataru Sento, Masahiko Toyonaga, Michiaki Muraoka (Kochi Univ.) VLD2009-95 CPSY2009-77 RECONF2009-80
In this paper, a method which detects crosstalk points and timing error points by using the logic simulation with the ba... [more] VLD2009-95 CPSY2009-77 RECONF2009-80
pp.161-166
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2009-12-04
10:00
Kochi Kochi City Culture-Plaza A Logic Simulation Method with Consideration of Delay Time Variation by Crosstalk
Masayuki Kobayashi, Wataru Sento, Masahiko Toyonaga, Michiaki Muraoka (Kochi Univ.) VLD2009-58 DC2009-45
In this paper, a method which detects timing error points by using the logic simulation with back annotation of delay ti... [more] VLD2009-58 DC2009-45
pp.119-124
 Results 1 - 4 of 4  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan