IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: Recent 10 Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
DC, CPSY, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2025-03-17
10:00		 Kagoshima Okierabu Floral Hotel (Kagoshima, Online)
(Primary: On-site, Secondary: Online)		 Derivation of Requirements for Soft Processor Cross-Verification Methodology using System Call Emulation and Its Extension
Kosei Sugiyama, Naoki Fujieda (AIT) CPSY2024-45 DC2024-116		 Cross-Verification is one of the development methods for soft processors,
where execution results are compared between... [more]		 CPSY2024-45 DC2024-116
pp.1-6
RECONF, VLD 2024-01-29
10:55		 Kanagawa AIRBIC Meeting Room 1-4 (Kanagawa, Online)
(Primary: On-site, Secondary: Online)		 Suppression of output bit width growth in AFE stochastic computing units
Daiki Seto, Naoki Fujieda (Aichi Inst. Tech.) VLD2023-81 RECONF2023-84		 Stochastic Computing (SC) is expected to be applied to fields such as image processing and machine learning. Amplitude a... [more] VLD2023-81 RECONF2023-84
pp.7-12
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2021-03-26
09:40		 Online Online (Online) Prototyping of A Packet Aggregation/Disaggregation Router with FPGA
Shiro Takayama, Naoki Fujieda, Michihiro Aoki (Aichi Inst. of Tech.) CPSY2020-58 DC2020-88		 Network traffic volume is increasing due to the growth of IoT services. In particular, increase of short packets may aff... [more] CPSY2020-58 DC2020-88
pp.49-54
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2019-01-31
14:00		 Kanagawa Raiosha, Hiyoshi Campus, Keio University (Kanagawa) Preliminary evaluation of special instruction implementation methods by high level synthesis
Ryodai Iwamoto, Naoki Fujieda, Shuichi Ichikawa, Joji Sakamoto (TUT) VLD2018-88 CPSY2018-98 RECONF2018-62		 Protection of intellectual properties and technical know-how is an important issue.In our previous work, we proposed imp... [more] VLD2018-88 CPSY2018-98 RECONF2018-62
pp.101-106
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-24
13:55		 Kanagawa Hiyoshi Campus, Keio Univ. (Kanagawa) Expression of Positional registers for Tamper resistance
Kiyohiro Sato, Naoki Fujieda, Shuichi Ichikawa (TUT) VLD2016-86 CPSY2016-122 RECONF2016-67		  [more] VLD2016-86 CPSY2016-122 RECONF2016-67
pp.109-114
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan