IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
CPSY, DC, IPSJ-ARC [detail] 2022-10-12
15:15
Niigata Yuzawa Toei Hotel
(Primary: On-site, Secondary: Online)
Performance Evaluation on MPI Communication Using Lossy Compression
Yao Hu (NII), Takumi Honda, Yusuke Nagasaka, Naoto Fukumoto (FUJITSU), Michihiro Koibuchi (NII)
(To be available after the conference date) [more]
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2022-03-11
14:30
Online Online Performance Evaluation on Auto Tuned MPI Communication
Yao Hu, Shoichi Hirasawa (NII), Takumi Honda, Yusuke Nagasaka, Naoto Fukumoto (FUJITSU), Michihiro Koibuchi (NII) CPSY2021-61 DC2021-95
In parallel applications, a significant amount of execution time is spent on exchanging data between processes. MPI (Mes... [more] CPSY2021-61 DC2021-95
pp.97-102
ICD, IPSJ-ARC 2008-05-14
14:15
Tokyo   Performance Balancing: An Efficient Helper-Thread Execution on CMPs
Kenichi Imazato, Naoto Fukumoto, Koji Inoue, Kazuaki Murakami (Kyushu Univ.)
Conventional CMPs attempt to exploit the thread-level parallelism (TLP)
by using all of the cores integrated in a chip.... [more]
ICD2008-31
pp.75-80
ICD, IPSJ-ARC 2008-05-14
17:00
Tokyo   Performance Balancing: An Implementation of Efficient On-chip Memory Hierarchy on Cell/B.E.
Tetsuo Hayashi, Naoto Fukumoto, Kenichi Imazato, Koji Inoue, Kazuaki Murakami (Kyushu Univ.)
We have proposed the concept of Performance Balancing to improve the CMP performance. This approach attempts to exploit ... [more] ICD2008-36
pp.105-110
ICD, IPSJ-ARC 2007-05-31
13:15
Kanagawa   Effect of Data Prefetching on Chip MultiProcessor
Naoto Fukumoto, Tomonobu Mihara, Koji Inoue, Kazuaki Murakami (Kyushu Univ.)
Chip MultiProcessors (or CMPs) can achieve higher performance by means of exploiting thread level parallelism. Increasin... [more] ICD2007-20
pp.19-24
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan