IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: Recent 10 Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
ED 2022-04-21
09:50		 Online Online Influence of the thermal annealing temperature and atmosphere on channel conductance in the ZnO thin film transistor
Naoya Onizawa, Kazuki Yoshida, Kentarou Saitou, Kensaku Kanomata, Masanori Miura, Fumihiko Hirose (Yamagata Univ) ED2022-2		 (To be available after the conference date) [more] ED2022-2
pp.5-8
CPM 2021-03-03
15:55		 Online Online Fabrication of zinc oxide thin film by atomic layer deposition and trial production of thin film transistor
Naoya Onizawa, Keito Sogai, Kazuki Yoshida, Kentarou Saitou, Kensaku Kanomata, Masanori Miura, Bashir Ahmmad, Shigeru Kubota, Fumihiko Hirose (Yamagata Univ.) CPM2020-76		  [more] CPM2020-76
pp.71-73
VLD, CAS, MSS, SIP 2016-06-16
11:20		 Aomori Hirosaki Shiritsu Kanko-kan Hardware Implementation of Stochastic Gammatone Filter
Naoya Onizawa, Shunsuke Koshita, Shuichi Sakamoto, Masahide Abe, Masayuki Kawamata, Takahiro Hanyu (Tohoku Univ.) CAS2016-6 VLD2016-12 SIP2016-40 MSS2016-6		 This paper presents a design of a gammatone filter based on stochastic computation. The gammatone filter well expresses ... [more] CAS2016-6 VLD2016-12 SIP2016-40 MSS2016-6
pp.29-34
MBE, NC
(Joint)		 2015-11-21
14:15		 Miyagi Tohoku University Design of a Stochastic Gabor Filter for Highly Parallel Feature-Extraction Hardware
Daisaku Katagiri, Naoya Onizawa, Kazumichi Matsumiya (Tohoku Univ.), Warren Gross (McGill Univ.), Takahiro Hanyu (Tohoku Univ.) NC2015-43		  [more] NC2015-43
pp.35-40
ICD 2015-04-17
13:55		 Nagano   [Tutorial Lecture] Nonvolatile Logic-in-Memory Architecture and Its Applications to Low-Power VLSI System
Takahiro Hanyu, Daisuke Suzuki, Akira Mochizuki, Masanori Natsui, Naoya Onizawa (Tohoku Univ.), Tadahiko Sugibayashi (NEC), Shoji Ikeda, Tetsuo Endoh, Hideo Ohno (Tohoku Univ.) ICD2015-12		  [more] ICD2015-12
pp.57-61
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan