|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
VLD, RECONF |
2025-01-16 09:50 |
Kanagawa |
Yokohama Technology Campus Flagship Building (Kanagawa, Online) (Primary: On-site, Secondary: Online) |
Implementation of an Error Correcting Decoder for Surface Code Using Greedy Algorithm on ASIC by RTL and Behavioral Synthesis Ren Aoyama (KIT), Junichiro Kaodomoto (UTokyo), Kazutoshi Kobayashi (KIT) VLD2024-78 RECONF2024-108 |
Quantum computers are expected to address the limitations of performance improvement due to the miniaturization of class... [more] |
VLD2024-78 RECONF2024-108 pp.13-17 |
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] |
2023-11-15 15:30 |
Kumamoto |
Civic Auditorium Sears Home Yume Hall (Kumamoto, Online) (Primary: On-site, Secondary: Online) |
Error Correction Decoder of the Surface Code designed in a 22-nm Bulk Process for Fault Torelant Quantum Computers Ren Aoyama (KIT), Junichiro Kadomoto (UTokyo), Kazutoshi Kobayashi (KIT) VLD2023-38 ICD2023-46 DC2023-45 RECONF2023-41 |
Error correction is mandatory to realize a quantum computer that can perform practical calculations.
Surface codes is... [more] |
VLD2023-38 ICD2023-46 DC2023-45 RECONF2023-41 pp.49-53 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|