| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| OFT | 2018-10-11 14:00 |
Miyagi | Touhoku Univ. | [Poster Presentation]
Development of afterglow phosphor toward biological temperature sensing probe
-- Sm-doping effect on ZrO2 phosphor -- Satoshi Goto, Masaharu Ohashi, Nobuaki Terakado, Yoshihiro Takahashi (Tohoku Univ.), Yasushi Makajima (Daiichi Kigenso Kagaku Kogyo Co., Ltd.), Noriko Onoue, Ysuyoshi Shinozaki (Sendai Med. Center), Takumi Fujiwara (Tohoku Univ.)  OFT2018-23 |
[more] | OFT2018-23 pp.47-50 |
| VLD | 2015-03-03 13:20 |
Okinawa | Okinawa Seinen Kaikan | [Invited Talk]
Research in Industry and University for VLSI Design Satoshi Goto (Waseda Univ.) VLD2014-168 |
[more] | VLD2014-168 pp.91-93 |
| IE, ICD, VLD, IPSJ-SLDM [detail] | 2013-10-07 13:00 |
Aomori | [Invited Talk]
Technology Trends and Researches in Video Codec LSI Satoshi Goto (Waseda Univ.) VLD2013-49 ICD2013-73 IE2013-49 |
(To be available after the conference date) [more] | VLD2013-49 ICD2013-73 IE2013-49 p.19 |
|
| EE, IEE-HCA | 2013-05-24 13:30 |
Tokyo | Kikai-Shinko-Kaikan Bldg. | High Efficiency DC-DC Converter for EDLC Aya Murata, Satoshi Goto, Terukazu Sato, Kimihiro Nishijima, Takashi Nabeshima (Oita Univ.) EE2013-2 |
Electric double layer capacitor (EDLC) has high power density, long lifetime, quick charge/discharge time, and environme... [more] | EE2013-2 pp.49-54 |
| ICD, IPSJ-ARC | 2012-01-20 15:50 |
Tokyo | A 115mW 1Gbps QC-LDPC Decoder ASIC for WiMAX in 65nm CMOS Xiao Peng, Zhixiang Chen, Xiongxin Zhao, Dajiang Zhou, Satoshi Goto (Waseda Univ.) ICD2011-143 |
[more] | ICD2011-143 pp.97-101 |
|
| ITS | 2011-05-26 15:15 |
Kanagawa | Yokosuka Research Park | Propagation Characteristics in Road to Vehicle and Vehicle to Vehicle Communications in 5.8GHz Band Hisato Iwai, Hayato Iba, Satoshi Goto (Doshisha Univ.) ITS2011-5 |
[more] | ITS2011-5 pp.25-30 |
| IPSJ-SLDM, VLD | 2011-05-18 16:50 |
Fukuoka | Kitakyushu International Conference Center | [Invited Talk]
Low Power Design Technology on Algorithm/Architecture Level for Video Processing Satoshi Goto (Waseda Univ.) VLD2011-5 |
[more] | VLD2011-5 pp.25-26 |
| IT | 2010-09-22 11:20 |
Miyagi | Tohoku Gakuin University | A Sorting-Based Architecture of Finding the First Two Minimum Values Qian Xie, Zhixiang Chen, Satoshi Goto (Waseda Univ.) IT2010-43 |
In this paper we propose a sorting-based architecture of finding the first two minimum values. Given a set of numbers X,... [more] | IT2010-43 pp.57-61 |
| IT | 2010-09-22 16:10 |
Miyagi | Tohoku Gakuin University | A Low-power and Performance-aware DVB-S2 LDPC Decoder with Layered Scheduling Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Dajiang Zhou, Satoshi Goto (Waseda Univ.) IT2010-49 |
In this paper we propose an LDPC decoder for DVB-S2 with layered decoding schedule. A particular data updating mechanism... [more] | IT2010-49 pp.93-97 |
| IT | 2010-09-22 16:35 |
Miyagi | Tohoku Gakuin University | Turbo decoding based on LDPC message passing algorithm Ying Cui, Xiao Peng, Satoshi Goto (Waseda Univ.) IT2010-50 |
Turbo code and Low Density Parity Check (LDPC) code are both greatly superior to other error correcting codes. The two f... [more] | IT2010-50 pp.99-102 |
| IT | 2009-09-29 13:10 |
Tokyo | Sophia Univ. | An Multi-rate LDPC decoder system on FPGA Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Satoshi Goto (Waseda Univ.) IT2009-32 |
This paper presents a novel early termination (ET) scheme for layered Low-density Parity-check (LDPC) code decoding. The... [more] | IT2009-32 pp.1-4 |
| IT | 2009-09-29 13:35 |
Tokyo | Sophia Univ. | A High-Parallelism Reconfigurable Permutation Network for IEEE 802.11n/802.16e LDPC Decoder Zhixiang Chen, Xiongxin Zhao, Xiao Peng, Dajiang Zhou, Satoshi Goto (Waseda Univ.) IT2009-33 |
In this paper, we proposed a high-parallelism permutation network (PN) based on Benes network (BN) for LDPC decoder appl... [more] | IT2009-33 pp.5-8 |
| IT | 2009-09-29 14:00 |
Tokyo | Sophia Univ. | Implementation of LDPC decoder for 802.16e Xiao Peng, Xiongxin Zhao, Zhixiang Chen, Satoshi Goto (Waseda Univ.) IT2009-34 |
The implementation complexity of the decoder for Low-density Parity-check Codes (LDPC) is dictated by memory and interco... [more] | IT2009-34 pp.9-12 |
| IT | 2009-09-29 14:25 |
Tokyo | Sophia Univ. | An Efficient Decoding Algorithm for ISDB-S2 Wen Ji, Makoto Hamaminato, Hiroshi Nakayama (Fujitsu Labs.), Satoshi Goto (Waseda Univ.) IT2009-35 |
In this paper, we propose an efficient decoding algorithm for the LDPC codes used in ISDB-S2 (Integrated Services Digita... [more] | IT2009-35 pp.13-17 |
| VLD | 2009-03-12 11:30 |
Okinawa | A memory-reduction method for multi-rate LDPC encoder Wenming Tang, Xianghui WEI, Satoshi Goto (Waseda Univ.) VLD2008-144 |
[more] | VLD2008-144 pp.107-110 |
|
| ICD, IPSJ-ARC, IPSJ-EMB | 2009-01-13 10:00 |
Osaka | Shoushin Kaikan | A 820 Mb/s Baseband Processor LSI based on LDPC Coded OFDM for UWB systems Shinsuke Ushiki, Koichi Nakamura, Kazunori Shimizu, Qi Wang, Yuta Abe, Satoshi Goto, Takeshi Ikenaga (Waseda Univ.) ICD2008-130 |
This paper presents a high-throughput and highly-reliable baseband processor LSI based on LDPC coding OFDM UWB. This LSI... [more] | ICD2008-130 pp.7-12 |
| VLD, ICD | 2008-03-07 10:45 |
Okinawa | TiRuRu | A High-Throughput Architectures for LDPC Coded OFDM Baseband Processor Shinsuke Ushiki, Koichi Nakamura, Kazunori Shimizu, Qi Wang, Yuta Abe, Satoshi Goto, Takeshi Ikenaga (Waseda Univ.) VLD2007-159 ICD2007-182 |
It's research target more important that combined OFDM modulation with LDPC codes in digital wireless communication syst... [more] | VLD2007-159 ICD2007-182 pp.19-24 |
| VLD, ICD | 2008-03-07 11:10 |
Okinawa | TiRuRu | Design of High-rate Irregular LDPC Decoder based on Accelerated Message-passing Schedule Yuta Abe, Naoki Tajima, Xing Li, Kazunori Shimizu, Takeshi Ikenaga, Satoshi Goto (Waseda Univ.) VLD2007-160 ICD2007-183 |
In this paper, We Design of High Throughput Multi-rate Irregular LDPC Decoder based on Accelerated Message-Passing Sched... [more] | VLD2007-160 ICD2007-183 pp.25-30 |
| VLD, ICD | 2008-03-07 11:35 |
Okinawa | TiRuRu | Low Power Design of Accelerated Message-Passing LDPC Decoder for Long Codes Naoki Tajima, Yuta Abe, Kazunori Shimizu, Takeshi Ikenaga, Satoshi Goto (Waseda Univ.) |
LDPC codes that quality is very close to Shannon limit become more important with the developments of radio communicatio... [more] | |
| VLD, ICD | 2008-03-07 13:25 |
Okinawa | TiRuRu | An adaptive error concealment order H.264/AVC Jun Wang, Takeshi Ikenaga, Satoshi Goto (Waseda Univ.) VLD2007-162 ICD2007-185 |
[more] | VLD2007-162 ICD2007-185 pp.37-40 |
[Return to Top Page]