IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: Recent 10 Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RECONF, VLD, CPSY, IPSJ-ARC, IPSJ-SLDM [detail] 2022-01-24
09:55		 Online Online (Online) Study on Reverse Converters for RNS moduli set {2^k,2^n+1,2^n-1} using Signed-Digit numbers
Takahiro Morii, Yuuki Tanaka, Shugang Wei (Gunma Univ.) VLD2021-50 CPSY2021-19 RECONF2021-58		 In this study, we propose reverse converters for moduli set ${2^k,2^n+1,2^n-1}$ that convert residue number system to we... [more] VLD2021-50 CPSY2021-19 RECONF2021-58
pp.7-12
CPSY, RECONF, VLD, IPSJ-ARC, IPSJ-SLDM [detail] 2021-01-25
16:20		 Online Online (Online) Residual signed-digit number - residual binary number conversion algorithm
Yuki Saba, Yuuki Tanaka, Shugang Wei (Gunma Univ.) VLD2020-51 CPSY2020-34 RECONF2020-70		 By applying SD(Signed-Digit) number representation, redundant residue number representation including negative number ca... [more] VLD2020-51 CPSY2020-34 RECONF2020-70
pp.69-74
CPSY, RECONF, VLD, IPSJ-ARC, IPSJ-SLDM [detail] 2021-01-25
17:35		 Online Online (Online) High speed architectures of decimal counters
Shuhei Yanagawa, Yuuki Tanaka, Shugang Wei (Gunma Univ.) VLD2020-54 CPSY2020-37 RECONF2020-73		 In this study, we propose new architectures for high speed decimal counters. The two kinds of counters are designed usin... [more] VLD2020-54 CPSY2020-37 RECONF2020-73
pp.85-89
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2019-01-30
10:55		 Kanagawa Raiosha, Hiyoshi Campus, Keio University (Kanagawa) Proposal of reduction method of calculations by using Leading Zero in the Extended Euclidean Algorithm
Masaki Ogino, Yuki Tanaka, Shugang Wei (Gunma Univ.) VLD2018-73 CPSY2018-83 RECONF2018-47		 The modular multiplication inverse is used to generate the secret key of the public key cryptosystem from the difficulty... [more] VLD2018-73 CPSY2018-83 RECONF2018-47
pp.7-12
IPSJ-ARC, VLD, CPSY, RECONF, IPSJ-SLDM [detail] 2018-01-18
13:25		 Kanagawa Raiosha, Hiyoshi Campus, Keio University (Kanagawa) Residue-weighted number conversion based on Signed-Digit arithmetic for a four moduli set
Kouhei Yamazaki, Yuuki Tanaka, Shugang Wei (Gunma Univ.) VLD2017-69 CPSY2017-113 RECONF2017-57		  [more] VLD2017-69 CPSY2017-113 RECONF2017-57
pp.43-48
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-24
17:20		 Kanagawa Hiyoshi Campus, Keio Univ. (Kanagawa) A New Residue Addition Algorithm Using Signed-Digit Numbers and Its Application to RSA Encryption
Kazumasa Ishikawa, Yuuki Tanaka, Shugang Wei (Gunma Univ.) VLD2016-92 CPSY2016-128 RECONF2016-73		 In this paper, we presented a new residue addition algorithm using Signed-Digit (SD) numbers for the applications such a... [more] VLD2016-92 CPSY2016-128 RECONF2016-73
pp.147-152
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan