IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD 2014-03-04
16:10		 Okinawa Okinawa Seinen Kaikan [Memorial Lecture] Co-simulation Framework for Streamlining Microprocessor Development on Standard ASIC Design Flow
Tomoyuki Nakabayashi, Tomoyuki Sugiyama, Takahiro Sasaki (Mie Univ.), Eric Rotenberg (NCSU), Toshio Kondo (Mie Univ.) VLD2013-154		 As a processor has commonly employed complex microarchitecture, designing a state-of-the-art processor with less effort ... [more] VLD2013-154
p.113
DC, CPSY
(Joint)		 2013-08-02
17:00		 Fukuoka Kitakyushu-Kokusai-Kaigijyo Design of Variable Stages Pipeline Processor on Superscalar Processor
Tomoyuki Nakabayashi, Seiji Miyoshi, Takahiro Sasaki, Toshio Kondo (Mie Univ.) CPSY2013-27		 This paper designs a high performance and low energy superscalar processor using variable stages pipeline (VSP) techniqu... [more] CPSY2013-27
pp.103-108
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2011-11-29
13:50		 Miyazaki NewWelCity Miyazaki Power Estimation of Variable Stages Pipeline Processor Using Power Gating Technique
Masaki Tanaka, Takahiro Sasaki, Tomoyuki Nakabayashi, Kazuhiko Ohno, Toshio Kondo (Mie Univ) CPSY2011-45		 Recently, the increase of an energy consumption of mobile computers caused by performance enhancement becomes one seriou... [more] CPSY2011-45
pp.15-20
VLD 2011-03-03
09:55		 Okinawa Okinawaken-Danjo-Kyodo-Sankaku Center Semi-static TSPC DFF Using Split-output Latch
Tomoyuki Nakabayashi, Takahiro Sasaki, Kazuhiko Ohno, Toshio Kondo (Mie Univ.) VLD2010-125		 DFFs play important roles in the CMOS circuits because the
performance of DFFs significantly affects the area and the p... [more]		 VLD2010-125
pp.51-56
CPSY 2008-10-31
15:00		 Hiroshima Hiroshima City Univ. Development of Improved Variable Stages Pipeline Architecture and its LSI Design
Tomoyuki Nakabayashi, Takahiro Sasaki, Kazuhiko Ohno, Toshio Kondo (Mie Univ) CPSY2008-34		 Recently, the increase of the energy consumption of mobile
computers caused by performance enhancement becomes one
ser... [more]		 CPSY2008-34
pp.29-34
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan