IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 4 of 4  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, HWS
(Joint)
2018-03-01
14:55
Okinawa Okinawa Seinen Kaikan Core allocation with mixed multirate tasks in model-based parallelization
Yoshihiro Ikeda, Masato Edahiro (Nagoya Univ) VLD2017-114
In recent embedded systems, multi-core processors and parallel programming are introduced to improve performance.Also, l... [more] VLD2017-114
pp.151-156
AP, SAT
(Joint)
2010-07-23
16:50
Hokkaido Kitami Inst. Tech. A Study of Retransmission Control of Transport Protocol Supported by Network Nodes in Wireless Networks with Long Delay
Yoshihiro Ikeda, Hiroki Nishiyama, Nei Kato (Tohoku Univ.) SAT2010-28
With the development of satellite network technology, satellite networks have become widely utilized for many communicat... [more] SAT2010-28
pp.103-108
SAT, WBS
(Joint)
2009-06-03
15:50
Saitama KDDI R&D Laboratories A study on transport protocols in wireless networks with long delay
Yoshihiro Ikeda, Hiroki Nishiyama, Nei Kato (Tohoku Univ.) SAT2009-5
While Transmission Control Protocol (TCP) is the most famous transport protocol in terrestrial networks, its performance... [more] SAT2009-5
pp.23-28
ICD 2005-04-14
16:15
Fukuoka   4Gb Multilevel AG-AND Flash Memory with 10MB/s Programming Throughput
Hideaki Kurata, Yoshitaka Sasago, Kazuo Otsuga, Tsuyoshi Arigane, Tetsufumi Kawamura, Takashi Kobayashi, Hitoshi Kume (Hitachi), Kazuki Homma, Kenji Kozakai, Satoshi Noda, Teruhiko Ito, Masahiro Shimizu, Yoshihiro Ikeda, Osamu Tsuchiya, Kazunori Furusawa (RENESAS)
We fabricated a 4Gb multilevel AG-AND flash memory using 90nm CMOS technology. By using an inversion-layer local-bitline... [more] ICD2005-11
pp.53-58
 Results 1 - 4 of 4  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan