|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
DC |
2011-02-14 16:05 |
Tokyo |
Kikai-Shinko-Kaikan Bldg. |
Note on Area Overhead Reduction for Reconfigurable On-Chip Debug Circui Masayuki Arai, Yoshihiro Tabata, Kazuhiko Iwasaki (Tokyo Metro. Univ.) DC2010-69 |
In this study we evaluate the effectiveness of a reconfigurable on-chip debug circuit, in terms of hardware overhead and... [more] |
DC2010-69 pp.63-68 |
DC |
2010-06-25 15:45 |
Tokyo |
Kikai-Shinko-Kaikan Bldg. |
Note on Insertion Point and Area of Observation Circuit for On-Chip Debug Technique Masayuki Arai, Yoshihiro Tabata, Kazuhiko Iwasaki (Tokyo Metro. Univ.) DC2010-12 |
[more] |
DC2010-12 pp.25-30 |
EMT, OPE, MW |
2007-08-02 11:40 |
Hokkaido |
Muroran Institute of Technology |
Topology Optimization for Route Modification at Optical Waveguide Intersection Yoshihiro Tabata, Koichi Hirayama, Yasuhide Tsuji, Yukinari Hayashi (Kitami Inst. of Tech.) MW2007-48 OPE2007-35 |
We study a design method based on topology optimization with the finite-element method. Since topology optimization can ... [more] |
MW2007-48 OPE2007-35 pp.37-42 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|