IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 43  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
IPSJ-SLDM, RECONF, VLD [detail] 2023-01-24
Kanagawa Raiosha, Hiyoshi Campus, Keio University
(Primary: On-site, Secondary: Online)
Implementing a quantum computer simulator Qulacs on FPGAs
Hideharu Amano, Wei Kaijie (Keio Univ.), Takefumi Miyoshi (Wasalab.), Yoshiki Yamaguchi, Ryohei Niwase (U.niv. of Tsukuba) VLD2022-72 RECONF2022-95
Quantum computer simulation is indispensable for quantum algorithm research since the results of real
quantum computers... [more]
VLD2022-72 RECONF2022-95
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2022-11-30
Ishikawa Kanazawa Bunka Hall
(Primary: On-site, Secondary: Online)
Implementation of stereo matching with Kria SOM toward precise field crop height measurement
Ryo Nakagawa, Yoshiki Yamaguchi (Univ. of Tsukuba), Iman Firmansyah (BRIN) VLD2022-52 ICD2022-69 DC2022-68 RECONF2022-75
Xilinx's Kria K26 SOM is a credit card size module equipped with Zynq UltraScale+ equivalent SoC and DDR4 memory. Togeth... [more] VLD2022-52 ICD2022-69 DC2022-68 RECONF2022-75
CPSY, DC, IPSJ-ARC [detail] 2022-07-29
Yamaguchi Kaikyo Messe Shimonoseki
(Primary: On-site, Secondary: Online)
CPSY2022-15 DC2022-15 (To be available after the conference date) [more] CPSY2022-15 DC2022-15
CPSY, DC, IPSJ-ARC [detail] 2021-07-20
Online Online A study of inter-node communication on a tightly coupled FPGA cluster
Ryohei Niwase, Hikaru Harasawa, Fan Ruochong, Yoshiki Yamaguchi, Taisuke Boku (Univ. of Tsukuba) CPSY2021-4 DC2021-4
(To be available after the conference date) [more] CPSY2021-4 DC2021-4
RECONF 2021-06-09
Online Online A 64-bit RISC-V many-core architecture on FPGAs
Qixiang Gao, Yoshiki Yamaguchi (Univ. of Tsukuba) RECONF2021-16
A highly informationized style is constantly evolving due to the semiconductor manufacturing technology development, whi... [more] RECONF2021-16
RECONF 2020-09-11
Online Online RECONF2020-24 Due to the advantages of multiple FPGAs as accelerators for High Performance Computing, AiS is receiving increased atten... [more] RECONF2020-24
CPSY, DC, IPSJ-ARC [detail] 2020-07-31
Online Online A study of an FPGA-based cluster computing with high-speed serial links
Fan Ruochong, Ao Yun, Yoshiki Yamaguchi, Taisuke Boku (Univ. of Tsukuba) CPSY2020-11 DC2020-11
In recent years, the growing applications of Big Data and Machine Learning require an enormous amount of computational e... [more] CPSY2020-11 DC2020-11
RECONF 2020-05-28
Online Online Low-latency stream compression for high-immersive remote control based on human visual acuity distribution
Kota Ushiwaka, Yoshiki Yamaguchi, Hiroaki Yano (Univ. of Tsukuba) RECONF2020-1
(To be available after the conference date) [more] RECONF2020-1
RECONF 2020-05-28
Online Online Real-time object detection by point cloud information from a TOF camera with an SOC-FPGA
Zijian HU, Yoshiki Yamaguchi (Univ.of Tsukuba) RECONF2020-3
A Time of Flight (ToF) camera operates by sending a modulated infrared light and receiving the objects reflected light. ... [more] RECONF2020-3
RECONF 2020-05-29
Online Online FPGA-based human motion estimation based on amalgamated data from multiple sensors
Xin Du, Yutaka Shinkai, Mizuki Itoh, Yoshiki Yamaguchi (Tsukuba Univ.) RECONF2020-12
This study proposes an FPGA-based system for identifying and estimating human motion by detecting data from sensors in d... [more] RECONF2020-12
RECONF 2020-05-29
Online Online A study of fine-grained power supply adjustment with power packet on a local network
Siqing Wu, Yoshiki Yamaguchi (Tsukuba Univ) RECONF2020-14
Abstract Power packetization and its routing technology is the key technology in smart grid society because it enables ... [more] RECONF2020-14
RECONF 2020-05-29
Online Online A tightly-connected RISC-V manycore processor in a SIMD manner
Tan Yuxi, Riadh Ben Abdelhamid, Yoshiki Yamaguchi (Tsukuba Univ.) RECONF2020-17
The size and complexity of scientific and industrial applications have grown larger with computational technology develo... [more] RECONF2020-17
RECONF 2020-05-29
Online Online A study toward a multi-FPGA accelerator with distributed shared memory
Hikaru Harasawa, Yoshiki Yamaguchi (Univ. of Tsukuba) RECONF2020-18
(To be available after the conference date) [more] RECONF2020-18
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2019-01-31
Kanagawa Raiosha, Hiyoshi Campus, Keio University VLD2018-89 CPSY2018-99 RECONF2018-63 (To be available after the conference date) [more] VLD2018-89 CPSY2018-99 RECONF2018-63
RECONF 2018-09-17
Fukuoka LINE Fukuoka Cafe Space Accelerating Space Radiate Transfer on an FPGA
Tomoya Yokono, Norihisa Fujita, Yoshiki Yamaguchi, Yuuma Oobata, Ryohei Kobayashi, Taisuke Boku, Kohji Yoshikawa, Makito Abe, Masayuki Umemura (University of Tsukuba) RECONF2018-25
(To be available after the conference date) [more] RECONF2018-25
RECONF 2018-05-25
Tokyo GATE CITY OHSAKI Preliminary Evaluation for Multi-FPGA based Distributed Sorting
Ryohei Kobayashi, Norihisa Fujita, Yuma Oobata, Yoshiki Yamaguchi, Taisuke Boku (Univ. of Tsukuba) RECONF2018-13
Sorting is an extremely important computation kernel that has been accelerated by using FPGAs in a lot of fields, such a... [more] RECONF2018-13
CPSY 2017-11-19
Aomori Aomori Tourist Information Center, ASPAM [Poster Presentation] Analysis of relationship between pattern-matching-based game strategies and the percentage of template matching collation per template size
Masataka Nakano, Yoshiki Yamaguchi (Univ. of Tsukuba) CPSY2017-53
This paper proposes a template-based TRAX game player and unveils the
significance of template sizes in the evaluation.... [more]
RECONF 2017-09-25
Tokyo DWANGO Co., Ltd. Pattern-matching-based game strategies and the strategy difference in pattern sizes
Masataka Nakano, Yoshiki Yamaguchi (Univ. of Tsukuba) RECONF2017-22
This paper proposes a template-based TRAX game player and unveils the significance of template sizes in the evaluation. ... [more] RECONF2017-22
RECONF 2017-09-25
Tokyo DWANGO Co., Ltd. A thorough investigation of FPGA performance for PCIe Gen3 communication
Hiroki Nakamura, Hirotaka Takayama, Yoshiki Yamaguchi, Taisuke Boku (Univ. of Tsukuba) RECONF2017-23
(To be available after the conference date) [more] RECONF2017-23
RECONF 2016-05-19
Kanagawa FUJITSU LAB. *
Chengzhe Li, Lai Yoong Yee, Yoshiki Yamaguchi (Univ. Tsukuba) RECONF2016-6
(To be available after the conference date) [more] RECONF2016-6
 Results 1 - 20 of 43  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan