IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 4 of 4  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
NS, IN, CS, NV
(Joint)
2022-09-02
09:15
Iwate MALIOS (Iwate Prefecture) + Online Meeting
(Primary: On-site, Secondary: Online)
Study on enabling video services with the use of an autonomous mobility robot connected to an autonomous network
Hideki Yamamoto, Masato Iwashita (OKI), Yusaku Kaneta, Leon Wong (RMI), Kenta Urano, Takuro Yonezawa, Nobuo Kawaguchi (Nagoya Univ.) IN2022-32
Toward beyond 5G world, we study enabling video services with the use of an autonomous mobility robot connected to an au... [more] IN2022-32
pp.27-32
COMP, IPSJ-AL 2010-05-19
14:30
Ishikawa Japan Advanced Institute of Science and Technology Efficient Pattern Matching for Acyclic Regular Expressions
Yusaku Kaneta, Shin-ichi Minato, Hiroki Arimura (Hokkaido Univ.) COMP2010-11
A regular expression is \name{acyclic} if it is over the basis in $\Sigma$, dot ``$\cdot$'', and union ``$|$''. In this ... [more] COMP2010-11
pp.23-29
IPSJ-SLDM, VLD, CPSY, RECONF [detail] 2010-01-26
11:15
Kanagawa Keio Univ (Hiyoshi Campus) Development of Interdisciplinary Research Environment by Collaboration of e-Learning and Remote FPGA
Jaeseong Kim, Shingo Yoshizawa, Yusaku Kaneta, Shin-ichi Minato, Hiroki Arimura, Yoshikazu Miyanaga (Hokkaido Univ.) VLD2009-74 CPSY2009-56 RECONF2009-59
Field programmable gate array (FPGA) can reconfigure logic circuits after production, which is embedded into electric in... [more] VLD2009-74 CPSY2009-56 RECONF2009-59
pp.31-34
IPSJ-SLDM, VLD, CPSY, RECONF [detail] 2010-01-27
12:40
Kanagawa Keio Univ (Hiyoshi Campus) An efficient hardware-oriented algorithm for regular expression matching based on parallel bit-distribution
Yusaku Kaneta, Shingo Yoshizawa, Shin-ichi Minato, Hiroki Arimura, Yoshikazu Miyanaga (Hokkaido Univ.) VLD2009-90 CPSY2009-72 RECONF2009-75
In this paper, we study the regular expression matching problem for fast data stream processing. We present an efficient... [more] VLD2009-90 CPSY2009-72 RECONF2009-75
pp.131-136
 Results 1 - 4 of 4  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan