IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RCS 2015-06-25
09:40
Hokkaido Hokkaido Univ. Online Probabilistic Activation Control of Picocells for System Throughput Maximization in Heterogeneous Networks
Yusaku Yamazaki, Kenichi Higuchi (Tokyo Univ. of Science) RCS2015-63
In this paper, we propose an online probabilistic activation/deactivation control of pico base stations (BSs) for hetero... [more] RCS2015-63
pp.101-106
VLD, CPSY, RECONF, IPSJ-SLDM [detail] 2012-01-25
17:10
Kanagawa Hiyoshi Campus, Keio University Robot Control Unit by Using Dynamically Reconfigurable SU(3) Spin Circuit
Yusaku Yamazaki, Takuya Suzuki, Hakaru Tamukoh, Masatoshi Sekine (TUAT) VLD2011-104 CPSY2011-67 RECONF2011-63
Our laboratory has developed a robot with various sensors, a stereo camera, microphones and a speaker. This robot has be... [more] VLD2011-104 CPSY2011-67 RECONF2011-63
pp.77-82
VLD, CPSY, RECONF, IPSJ-SLDM [detail] 2012-01-25
17:35
Kanagawa Hiyoshi Campus, Keio University A Mobile Robot System using Intelligent Circuit in Silicon
Takuya Suzuki, Yusaku Yamazaki, Hakaru Tamukoh, Masatoshi Sekine (TUAT) VLD2011-105 CPSY2011-68 RECONF2011-64
Intelligent functions required in robots working in human living space, such as actuator control, machine vision, voice ... [more] VLD2011-105 CPSY2011-68 RECONF2011-64
pp.83-88
NC, NLP 2011-01-24
11:20
Hokkaido Hokakido Univ. Design of Dynamically Reconfigurable Pulse Logic Circuit
Keiichi Nagai, Yusaku Yamazaki, Masatoshi Sekine (TUAT) NLP2010-129 NC2010-93
We propose that use closed loop circuit not memory to storage pulse signal sequences. As a design rule of the closed loo... [more] NLP2010-129 NC2010-93
pp.25-30
NC 2010-10-23
14:55
Fukuoka Kyushu Inst. Tech. (Kitakyushu Sci. and Res. Park) State Machine design in Pulse Logic circuit by using Closed-loops
Yusaku Yamazaki, Keiichi Nagai, Masatoshi Sekine (TAT) NC2010-47
We have proposed pulse logic circuit with logical variable defined by pulse signal.
Proposed a pulse logic device to si... [more]
NC2010-47
pp.29-34
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan