IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
HWS, VLD [detail] 2020-03-06
11:20
Okinawa Okinawa Ken Seinen Kaikan
(Cancelled but technical report was issued)
Development of Traffic Monitoring System for Network Virtualization with Hardware Accelerator
Namiko Ikeda, Yuta Ukon, Shouko Ohteru, Shuhei Yoshida, Koyo Nitta (NTT) VLD2019-127 HWS2019-100
With the development of virtualization technologies such as NFV / SDN, various services using virtual machines (VMs) and... [more] VLD2019-127 HWS2019-100
pp.191-196
SIP, CAS, MSS, VLD 2017-06-20
15:30
Niigata Niigata University, Ikarashi Campus Evaluation of Trade-off between Performance and Area in a Variable Latency Arithmetic Circuit
Yuta Ukon, Shimpei Sato, Atsushi Takahashi (Tokyo Inst. of Tech.) CAS2017-23 VLD2017-26 SIP2017-47 MSS2017-23
There are a lot of high load processing that is not required high accuracy at the data center. An approximate computing ... [more] CAS2017-23 VLD2017-26 SIP2017-47 MSS2017-23
pp.119-124
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-25
09:25
Kanagawa Hiyoshi Campus, Keio Univ. Investigation of the influence of input sequences on the calculation accuracy in an approximate operation using a typical circuit
Shimpei Sato, Yuta Ukon, Atsushi Takahashi (Tokyo TECH) VLD2016-95 CPSY2016-131 RECONF2016-76
When variable latency for digital circuits are assumed, circuits can work with a small clock period that
has the possib... [more]
VLD2016-95 CPSY2016-131 RECONF2016-76
pp.165-170
VLD, DC, CPSY, RECONF, CPM, ICD, IE
(Joint) [detail]
2016-11-30
10:55
Osaka Ritsumeikan University, Osaka Ibaraki Campus Partitioned Hash-table and Balanced-tree based FIB Architecture
Kenta Shimazaki (Waseda Univ.), Yuta Ukon, Akihiko Miyazaki (NTT), Toshitaka Tsuda, Hidenori Nakazato, Nozomu Togawa (Waseda Univ.) VLD2016-65 DC2016-59
(To be available after the conference date) [more] VLD2016-65 DC2016-59
pp.123-128
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2013-11-29
14:10
Kagoshima   A Method and Evaluation of Dynamic Relocation for Shared Multi-FPGA System
Yuta Ukon, Takuya Otsuka, Takashi Aoki, Yusuke Sekihara, Akihiko Miyazaki (NTT) VLD2013-100 DC2013-66
Recently, it is expected to provide high-load services such as analysis of big data or image processing in a data center... [more] VLD2013-100 DC2013-66
pp.281-286
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan