IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
IN 2021-01-19
Online Online A Study on Humanization Elements for Enabling Game AI to Behave Human-like in Othello
Yuta Yoshida, Komei Arasawa, Shun Hattori (Muroran Inst. of Tech.) IN2020-51
Currently, there are researches on the "strength" of game AIs in various games. In previous researches, a game AI's beha... [more] IN2020-51
SIP, MI, IE 2019-05-23
Aichi   OCT Volumetric Data Restoration with 3-D Non-separable Oversampled Lapped Transforms
Yuta Yoshida, Genki fujii (Graduate School of Science and Tech., Niigata Univ.), Shogo Muramatsu, Samuel Choi (Niigata Univ.), Shunsuke Ono (Tokyo Institute of Tech.), Takeru Ota, Fumiaki Nin, Hiroshi Hibino (Niigata Univ.) SIP2019-2 IE2019-2 MI2019-2
 [more] SIP2019-2 IE2019-2 MI2019-2
ED, CPM, SDM 2018-05-24
Aichi Toyohashi Univ. of Tech. (VBL) Fabrication and characterization of flexible organic thermoelectric materials
Naoki Kishi, Satoshi Hibi, Yuta Yoshida, Keisuke Ono, Yuma Sawada, Hiroki Kunieda, Yuya Kondo (NITech) ED2018-14 CPM2018-1 SDM2018-9
 [more] ED2018-14 CPM2018-1 SDM2018-9
WIT, IPSJ-AAC 2017-03-10
Ibaraki Tsukuba University of Technology (Kasuga Campus) Adopting Deep Learning for Fast Automatic Classification System of Prolate Spheroid-Shaped Fruits and Vegetables
Yuta Yoshida, Yuhki Shiraishi (NTUT) WIT2016-83
Abstract We have developed a device for sorting fruits and vegetables into equal classes by using an image processing t... [more] WIT2016-83
(Joint) [detail]
Hiroshima Miyajima-Morino-Yado(Hiroshima) A 5.92-Mb/mm2 28-nm Pseudo 2-Read/Write Dual-Port SRAM Using Double Pumping Circuitry
Yuichiro Ishii, Makoto Yabuuchi, Yohei Sawada, Masao Morimoto, Yasumasa Tsukamoto (Renesas Electronics), Yuta Yoshida, Ken Shibata, Toshiaki Sano (Renesas System Design), Shinji Tanaka, Koji Nii (Renesas Electronics) EMD2016-86 MR2016-58 SCE2016-64 EID2016-65 ED2016-129 CPM2016-130 SDM2016-129 ICD2016-117 OME2016-98
We propose pseudo dual-port (DP) SRAM by using 6T single-port (SP) SRAM bitcell with double pumping circuitry, which ena... [more] EMD2016-86 MR2016-58 SCE2016-64 EID2016-65 ED2016-129 CPM2016-130 SDM2016-129 ICD2016-117 OME2016-98
ICD 2016-04-14
Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Lecture] A Cost Effective Test Screening Method on 40-nm 4-Mb Embedded SRAM for Low-power MCU
Yuta Yoshida (RSD), Yoshisato Yokoyama, Yuichiro Ishii (Renesas Electronics), Toshihiro Inada, Koji Tanaka, Miki Tanaka, Yoshiki Tsujihashi (RSD), Koji Nii (Renesas Electronics) ICD2016-1
An embedded single-port SRAM with cost effective test screening circuitry is demonstrated for low-power micr... [more] ICD2016-1
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan