IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 4 of 4  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SCE 2024-01-23
13:35
Tokyo Kikai-Shinko-Kaikan Bldg.
(Primary: On-site, Secondary: Online)
[Invited Talk] Research on Novel Binary Neural Processing Elements Using Single Flux Quantum Circuits
Zeyu Han, Zongyuan Li, Yamanashi Yuki, Yoshikawa Nobuyuki (Yokohama National Univ.) SCE2023-23
Superconducting convolutional neural networks, based on single flux quantum (SFQ) circuits, hold significant potential d... [more] SCE2023-23
pp.1-6
SCE 2023-10-31
10:00
Miyagi RIEC, Tohoku Univ.
(Primary: On-site, Secondary: Online)
Design of a Modularized Circuits Library for Binary Convolutional Neural Network Accelerator using Single Flux Quantum Circuits
Zeyu Han, Zongyuan Li, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama National Univ.) SCE2023-17
To implement a binary neural network (BNN) based on SFQ circuits, we designed a modularized circuits library based on th... [more] SCE2023-17
pp.26-31
SCE 2023-08-08
11:25
Kanagawa Yokohama National Univ.
(Primary: On-site, Secondary: Online)
Low-Cost Sorting Network Circuits Based on Temporal Logic Using Single Flux Quantum Circuits
Zeyu Han, Zongyuan Li, Yamanashi Yuki, Yoshikawa Nobuyuki (YNU) SCE2023-5
Sorting is important in various applications such as image processing and switching systems. Hardware cost and power con... [more] SCE2023-5
pp.22-27
SCE 2020-01-17
13:15
Kanagawa   [Poster Presentation] Design and Simulation of Single-Flux-Quantum Multiply-Accumulator
Zongyuan Li, Yuki Yamanashi, Nobuyuki Yoshikawa (YNU) SCE2019-33
Multiply accumulate is a special operation in digital signal processor or some microprocessors. The hardware circuit uni... [more] SCE2019-33
pp.15-18
 Results 1 - 4 of 4  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan