IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 66  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
NLP 2024-09-05
14:55
Gifu Takayama City Library Class-E Amplifier Design via MOEA/D
Tsuneki Fujita, Yuichi Tanji, Haruna Matsushita (Kagawa Univ.) NLP2024-47
Switching power converters are used everywhere, but it becomes an issue that their noise level at high frequencies is hi... [more] NLP2024-47
pp.30-33
NLP 2024-09-06
10:30
Gifu Takayama City Library Various error characteristics of analog to digital converters with trapping window
Shun Namura, Toshimichi Saito (HU) NLP2024-51
This paper introduces a simple analog-to-digital converter with trapping window (WADC) and considers its performance.
... [more]
NLP2024-51
pp.52-55
ICTSSL, CAS 2024-01-25
13:15
Kanagawa
(Primary: On-site, Secondary: Online)
[Invited Talk] Integrated circuits and digital calibration for high-speed high-resolution low-power A/D converters
Takashi Oshima (Hitachi) CAS2023-89 ICTSSL2023-42
Given rapid advance of AI, acquisition of high-quality digital data from analog sensor signals is crucial than ever. A h... [more] CAS2023-89 ICTSSL2023-42
pp.34-39
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-17
10:00
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
CiM-based Low-bit Neural Network Accelerator Design Method with automatic I/O range optimization
Ayumu Yamada, Naoko Misawa, Chihiro Matsui, Ken Takeuchi (Univ. of Tokyo) VLD2023-68 ICD2023-76 DC2023-75 RECONF2023-71
A neural network training algorithm, LIORAT, is proposed to improve the efficiency of neural network accelerators with R... [more] VLD2023-68 ICD2023-76 DC2023-75 RECONF2023-71
pp.198-199
ED 2022-04-21
11:00
Online Online TIQ Based Flash ADC with Threshold Compensation
Yuhei Hashimoto, Cong-Kha Pham (UEC) ED2022-5
It is known that Analog-to-digital converter using TIQ comparators are vulnerable to process and temperature variations,... [more] ED2022-5
pp.15-18
ED 2022-04-21
11:20
Online Online A High Process Portability All Digital Time domain A/D Converter
Takahiro Amada, Cong-Kha Pham (UEC Tokyo) ED2022-6
An all digital time domain A/D converter that can be largely synthesized has been proposed. The proposed circuit was des... [more] ED2022-6
pp.19-22
ITS 2021-07-02
13:05
Online Online Error Reduction Method employing Dither Method with Interfering Signals for Distance Estimation Technique
Seiya Horiuchi, Hiroyuki Hatano, Kosuke Sanada, Kazuo Mori (Mie Univ.), Takaya Yamazato (Nagoya Univ.), Shintaro Arai (Okayama Univ. of Science), Masato Saito (Univ. of the Ryukyus), Yukihiro Tadokoro, Hiroya Tanaka (Toyota CRDL) ITS2021-1
In positioning systems, the Received Signal Strength Indicator (RSSI) is actively used to measure between user’s device ... [more] ITS2021-1
pp.1-6
VLD, DC, RECONF, ICD, IPSJ-SLDM
(Joint) [detail]
2020-11-18
09:55
Online Online Column-Parallel Pipelined ADC with Ring Amplifier for High Speed and High Spatial Resolution CMOS Image Sensor
Takashi Kojima (TUS), Toshinori Otaka, Yusuke Kameda, Takayuki Hamamoto (TUS) VLD2020-28 ICD2020-48 DC2020-48 RECONF2020-47
CMOS image sensor that can capture images with both high time resolution and high spatial resolution is required for ins... [more] VLD2020-28 ICD2020-48 DC2020-48 RECONF2020-47
pp.101-105
OFT, ITE-BCT, OCS, IEE-CMN [detail] 2020-11-12
15:35
Online Online A Study of the Multi-Channel Analog-to-Digital Conversion for Beyond 5G Mobile Fronthaul
Kiyoshi Onohara, Junya Nishioka, Tsuyoshi Yoshida, Naoki Suzuki (Mitsubishi Electric Corporation) OCS2020-23
We propose and experimentally demonstrate dynamic range enhancements of analog-to-digital conversion by multiple-channel... [more] OCS2020-23
pp.1-4
VLD, DC, CPSY, RECONF, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2019-11-15
14:15
Ehime Ehime Prefecture Gender Equality Center Triple-Layered Ring Oscillators and Image Sensors Developed by Direct Bonding of SOI Wafers
Masahide Goto (NHK), Yuki Honda (NHK-ES), Toshihisa Watabe, Kei Hagiwara, Masakazu Nanba, Yoshinori Iguchi (NHK), Takuya Saraya, Masaharu Kobayashi (Univ. of Tokyo), Eiji Higurashi (AIST), Hiroshi Toshiyoshi, Toshiro Hiramoto (Univ. of Tokyo) ICD2019-38 IE2019-44
We have studied on pixel-parallel three-dimensional (3D) integrated CMOS image sensors. We previously reported double-la... [more] ICD2019-38 IE2019-44
pp.45-49
NLP, CAS 2019-10-22
14:05
Gifu Gifu Univ. Application of evolutionary multi-objective optimization to maximum power point tracking
Yusuke Kunii, Toshimichi Saito (HU) CAS2019-31 NLP2019-71
This paper studies application of a multi-objective evolutionary algorithm to a trade-off problem in a
switching power ... [more]
CAS2019-31 NLP2019-71
pp.39-42
ICD, CPSY, CAS 2018-12-23
09:30
Okinawa   [Poster Presentation] Digital Reduction of Third-Order Distortions in Time-Interleaved A/D Converters
Keisuke Miyakoshi, Takao Kihara, Tsutomu Yoshimura (OIT) CAS2018-106 ICD2018-90 CPSY2018-72
Harmonic distortions appear at the output of an A/D converter (ADC) due to its nonlinearity, degrading the spurious-free... [more] CAS2018-106 ICD2018-90 CPSY2018-72
pp.107-108
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2018-12-07
15:15
Hiroshima Satellite Campus Hiroshima Quarter Video Graphics Array Image Sensor with Linear and Wide-Dynamic-Range Output Developed by Pixel-Wise 3D Integration
Masahide Goto, Yuki Honda, Toshihisa Watabe, Kei Hagiwara, Masakazu Nanba, Yoshinori Iguchi (NHK), Takuya Saraya, Masaharu Kobayashi, Eiji Higurashi, Hiroshi Toshiyoshi, Toshiro Hiramoto (Univ. of Tokyo) CPM2018-97 ICD2018-58 IE2018-76
We report on pixel-parallel three-dimensional (3D) integrated CMOS image sensors. Photodiodes (PDs), pulse generation ci... [more] CPM2018-97 ICD2018-58 IE2018-76
pp.43-48
SDM, ICD, ITE-IST [detail] 2017-08-02
09:30
Hokkaido Hokkaido-Univ. Multimedia Education Bldg. [Invited Talk] SAR A/D Converter Using Stochastic Conversion and Machine-Learning Error Correction
Toshimasa Matsuoka (Osaka Univ.), Takatsugu Kamata, Masayuki Ueda (SPChange), Yusaku Hirai, Sadahiro Tani, Tomohiro Asano, Shodai Isami, Toshifumi Kurata, Keiji Tatsumi (Osaka Univ.) SDM2017-42 ICD2017-30
To realize daily life health care and telemedicine utilizing ICT infrastructure of the mobile cloud environment, wearabl... [more] SDM2017-42 ICD2017-30
pp.95-100
ICD, CPSY 2016-12-15
15:30
Tokyo Tokyo Institute of Technology [Poster Presentation] Quadrature-phase-detection TDC for single-slope ADCs
Sayuri Yokoyama, Sokuzin Na, Daisuke Uchida, Masayuki Ikebe, Tetsuya Asai, Masato Motomura (Hokkaido Univ.) ICD2016-81 CPSY2016-87
(To be available after the conference date) [more] ICD2016-81 CPSY2016-87
p.89
ICD, CPSY 2016-12-16
15:20
Tokyo Tokyo Institute of Technology A Study of High Linearity Gm-cells for a Wide Bandwidth Delta Sigma Analog to Digital Convertor
Tohru Kaneko, Yuya Kimura, Koji Hirose, Masaya Miyahara, Akira Matsuzawa (Tokyo Tech) ICD2016-97 CPSY2016-103
A Gm-cell integrator is preferred to an op-amp integrator for applying to a continuous-time $Delta Sigma$ analog to digi... [more] ICD2016-97 CPSY2016-103
pp.145-150
VLD, DC, CPSY, RECONF, CPM, ICD, IE
(Joint) [detail]
2016-11-30
14:10
Osaka Ritsumeikan University, Osaka Ibaraki Campus A study on verification method of stochastic flash A/D converter with FPGA
Shodai Isami, Toshimasa Matsuoka (Osaka Univ) CPM2016-88 ICD2016-49 IE2016-83
In a stochastic flash analog-to-digital converter utilizing a mismatch in device characteristics, system verification me... [more] CPM2016-88 ICD2016-49 IE2016-83
pp.63-67
ED, SDM 2016-03-04
10:50
Hokkaido Centennial Hall, Hokkaido Univ. Analog-to-digital converter using amoeba-inspired neural network
Uichi Ishida, Takao Waho (Sophia Univ.) ED2015-128 SDM2015-135
An amoeba-inspired neural-network A/D converter was designed using a switched-capacitor circuit. Dummy unit circuits, wh... [more] ED2015-128 SDM2015-135
pp.39-43
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2015-12-02
13:45
Nagasaki Nagasaki Kinro Fukushi Kaikan Design of low power AFE circuit supporting IR array sensor for human detection
Shota Ueguchi (Ritsumeikan Univ.), Toshio Kumamoto (Osaka Sangyo Univ.), Masayoshi Shirahata, Takeshi Kumaki, Takeshi Fujino (Ritsumeikan Univ.) CPM2015-129 ICD2015-54
We are developing the technology of human monitoring camera systems using intermittent-sensing scheme. In this system, t... [more] CPM2015-129 ICD2015-54
pp.11-16
NLP 2015-07-21
14:55
Hokkaido Bibai Onsen Yu-rinkan A Circuit Implementation Technique for a Beta-A/D Converter with Unity-Gain Buffer
Fumiya Kawaguchi, Yoshihiko Horio (Tokyo Denki Univ.) NLP2015-70
$beta$-A/D converter circuits based on the $beta$-map are robust against the fluctuations and mismatches in the constitu... [more] NLP2015-70
pp.17-21
 Results 1 - 20 of 66  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan