IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2014-11-26
10:45		 Oita B-ConPlaza Mobile robot system based on hw/sw Complex System using 3D FPGA-Array System "Vocalise"
Hiromasa Kubo, Jiang Li, Satoru Yokota, Yuichi Ogishima, Masatoshi Sekine (TUAT) RECONF2014-37		 Our laboratory has been developing the 3D FPGA-Array HPC system named “Vocalise”（Virtual Object by Configurable Array of... [more] RECONF2014-37
pp.19-24
IPSJ-SLDM, CPSY, RECONF, VLD [detail] 2014-01-28
16:30		 Kanagawa Hiyoshi Campus, Keio University A 3D FPGA-Array "Vocalise" and its communication system.
Yusuke Atsumari, Jiang Li, Hiromasa Kubo, Akihiro Sorimachi, Baku Ogasawara, Masatoshi Sekine (TUAT) VLD2013-115 CPSY2013-86 RECONF2013-69		 We have developed a 10cm square card with a three-dimensional I/O that installed a 4 million system gate scale FPGA and ... [more] VLD2013-115 CPSY2013-86 RECONF2013-69
pp.79-84
RECONF 2013-09-19
13:00		 Ishikawa Japan Advanced Institute of Science and Technology The Circuit Configuration method of 3D FPGA-Array System "Vocalise"
Hiromasa Kubo, Jiang Li, Yusuke Atsumari, Baku Ogasawara, Masatoshi Sekine (Tokyo Univ. of Agliculture and Tech.) RECONF2013-32		 We have been developing the 3D FPGA-Array HPC system named as“Vocalise(Virtual Object by Configurable Array of Little Sc... [more] RECONF2013-32
pp.73-78
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2012-11-28
13:25		 Fukuoka Centennial Hall Kyushu University School of Medicine A 3D FPGA-Array HPC System "Vocalise" and its Performance Evaluation
Yusuke Atsumari, Jiang Li, Hiromasa Kubo, Hakaru Tamukoh, Masatoshi Sekine (TUAT) VLD2012-94 DC2012-60		 We have developed a 10cm square card with a three-dimensional I/O that installed a 4 million system gate scale FPGA and ... [more] VLD2012-94 DC2012-60
pp.201-206
VLD, CPSY, RECONF, IPSJ-SLDM [detail] 2012-01-26
14:20		 Kanagawa Hiyoshi Campus, Keio University Implementation of Numerical Circuit on 3D FPGA-Array
Kenichi Takahashi, Jiang Li, Yusuke Atsumari, Shunsuke Shimazaki, Hakaru Tamukoh, Masatoshi Sekine (TUAT) VLD2011-115 CPSY2011-78 RECONF2011-74		 In recent years, High Performance Computing (HPC) is increasingly used in various fields. HPC systems require both the f... [more] VLD2011-115 CPSY2011-78 RECONF2011-74
pp.141-146
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan