| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| HWS, VLD | 2019-02-27 16:45 |
Okinawa | Okinawa Ken Seinen Kaikan | Design of an FPGA-based Manycore Architecture with Selective Local/Global Memory Seiya Shirakuni (Ritsumeikan Univ.), Ittetsu Taniguchi (Osaka Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.)  VLD2018-105 HWS2018-68 |
FPGA-based manycore architectures attract an increasing attention in order to realize high-performance embedded systems.... [more] | VLD2018-105 HWS2018-68 pp.73-78 |
| VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC (Joint) [detail] |
2018-12-06 10:30 |
Hiroshima | Satellite Campus Hiroshima | A Case Study on Memory Architecture Exploration for FPGA-based Manycores Seiya Shirakuni (Ritsumeikan Univ.), Ittetsu Taniguchi (Osaka Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2018-53 DC2018-39 |
In the design of high-performance embedded systems, FPGA-based manycores attract an increasing attention. In embedded sy... [more] | VLD2018-53 DC2018-39 pp.101-106 |
| RECONF | 2014-09-18 15:45 |
Hiroshima | Challenge for Ultrafast 10K-Node NoC emulation on FPGA Thiem Van Chu, Shimpei Sato, Kenji Kise (Tokyo Inst. of Tech.) RECONF2014-21 |
With thousands of cores in the near future NoC architectures, the simulation time is a serious problem that makes archit... [more] | RECONF2014-21 pp.23-28 |
|
| SIS, IPSJ-AVM | 2014-09-12 10:00 |
Yamagata | SHONAI INDUSTRIAL PROMOTION CENTER | Evaluation of high performance computing platforms for embedded system Jun Sato (NIT, Tsuruoka), Masafumi Ohta (CTC) SIS2014-62 |
The importance of multi-core in embedded systems is increasing. Also, embedded systems are able to take advantage of hig... [more] | SIS2014-62 pp.73-76 |
| CPSY, DC (Joint) |
2014-07-29 09:25 |
Niigata | Toki Messe, Niigata | Design and Performance Evaluation of a Manycore Processor for Large FPGA Haruka Mori, Kenji Kise (Tokyo Tech) CPSY2014-18 |
Due to the limitations of the single-threaded performance and the improvement of semiconductor technology, manycore pr... [more] |
CPSY2014-18 pp.49-54 |
| ICD, IPSJ-ARC, IPSJ-EMB | 2010-01-28 14:00 |
Tokyo | T.B.D. | [Invited Talk]
Realization of High Performance Computing using Massive-parallel Multi-core GPU
-- Computational Application of 512 32/64-bit processor cores integrated in a single-chip GPU -- Toru Baji (NV-Japan) ICD2009-108 |
To meet the rapid evolution of rendering algorithm, PC/WS GPU has been implemented as a general-purpose multi-core GPU. ... [more] | ICD2009-108 pp.39-44 |
| MSS | 2010-01-21 15:25 |
Aichi | Toyota Central R&D Labs. | Energy-aware core allocation for many-core processor based on the market-oriented programming Takuto Miyagi, Tatsushi Yamasaki (Setsunan Univ.) CST2009-41 |
Recently, a many-core processor, which has a large number of independent cores, has been developed. For utilizing such p... [more] | CST2009-41 pp.25-30 |
| CPSY | 2009-11-20 15:55 |
Kyoto | Campus Plaza Kyoto | A Study of Task Allocation Problem for Many-core Processor with Consideration of Network Traffic Shintaro Sano, Masahiro Sano, Shimpei Sato (Tokyo Inst. of Tech.), Takefumi Miyoshi (Tokyo Inst. of Tech./JST), Kenji Kise (Tokyo Inst. of Tech.) CPSY2009-40 |
In many-core architecture that has dozens of cores in processor, it is important to improve performance by using paralle... [more] | CPSY2009-40 pp.31-36 |
| RECONF | 2009-09-18 10:25 |
Tochigi | Utsunomiya Univ. | A Study of Scalable Prototyping System with Small-sized FPGAs Shimpei Watanabe, Shinya Takamaeda, Ken Kyou (Tokyo Inst. of Tech), Takefumi Miyoshi (Tokyo Inst. of Tech/JST), Kenji Kise (Tokyo Inst. of Tech) RECONF2009-31 |
In order to practically simulate many-core processor, the authors proposed ScalableCore which is a hardware simulator. ... [more] |
RECONF2009-31 pp.73-78 |
| CS, IN, NS (Joint) |
2008-09-12 13:00 |
Miyagi | Tohoku University | A study of high performance data transfer by software-based parallel TCP/IP stack Masato Yasuda, Kiyohisa Ichino, Hiroshi Ueno (NEC) NS2008-59 |
In recent years, network traffic on the internet is growing and there is a demand of high-performance network processing... [more] | NS2008-59 pp.99-104 |
[Return to Top Page]